обновлено 7 дней назад
Senior Standard Cell Library Engineer
122 440 - 232 190$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Senior Standard Cell Library Engineer (Semiconductor Physical Design): Designing, characterizing, validating, and releasing standard cell collateral for advanced semiconductor processes with an accent on power, performance, area, manufacturability, and reliability. Focus on implementing end-to-end physical design flows, running data-driven experiments, optimizing timing and signal integrity, and developing robust validation strategies.
Location: Hybrid work model at an assigned site in Santa Clara or Folsom, California, United States, with time split between on-site and off-site work
Salary: $122,440–$232,190 USD annual salary
Company
is a semiconductor technology company developing and manufacturing technologies that connect and enrich lives globally.
What you will do
- Design, implement, characterize, and validate standard cell solutions against power, performance, area, manufacturability, and cost requirements.
- Execute physical design flows covering standard cell circuits, layout, extraction, characterization, and optimization.
- Optimize timing, congestion, power, signal integrity, and reliability to meet design goals.
- Develop and run end-to-end experiments, using data-driven analysis to guide technical decisions.
- Generate, validate, and release custom standard cell collateral for on-demand requests.
- Collaborate with standard cell collateral teams and review work for design, manufacturing, and quality compliance.
Requirements
- Bachelor’s degree in Electrical Engineering, Electronics Engineering, Nanoscience, Microelectronics, Computer Engineering, or a related STEM field.
- At least 2 years of experience in standard cell layout, abstract modeling, standard cell characterization, or ASIC design and verification.
- Experience with one or more industry tools, including Cadence Virtuoso, Synopsys Custom Compiler, Cadence Abstract Generator, PrimeLib, Liberate, Fusion Compiler, Innovus, Tempus, PrimeTime, HSpice, StarRC, ICV, Pegasus, or Siemens Calibre.
- Strong written and verbal communication skills, with the ability to adapt communication to different audiences.
- Ability to work in the stated hybrid model at an assigned site in California.
Nice to have
- Postgraduate degree in Electrical Engineering, Electronics Engineering, Nanoscience, Microelectronics, Computer Engineering, or a related STEM field.
- Unix proficiency and command-line scripting experience with csh, bash, Perl, or Python.
Culture & Benefits
- Hybrid work model combining on-site and off-site work.
- Competitive pay and stock bonuses.
- Health, retirement, and vacation benefits.
- Work focused on advanced semiconductor technologies and standard cell solutions.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
11 дней назад
Sr. Principal IC Digital Flow AE (EDA)
148 400 - 275 600$
10 дней назад
Principal Design Engineer (SoC)
140 000 - 260 000$
12 дней назад
Digital IC Design Verification Engineer (Analog/Mixed-Signal)
147 000 - 220 000$
12 дней назад
TEM Engineer (Semiconductor)
124 000 - 171 000$
12 дней назад
Senior Custom ASIC Engineering Lead (AI)
143 800 - 230 000$
12 дней назад
Lead ASIC Design Engineer (Digital Design)
143 800 - 230 000$