8 дней назад
Sr. Principal IC Digital Flow AE (EDA)
148 400 - 275 600$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Sr. Principal IC Digital Flow AE (EDA): Supporting customers with Cadence digital implementation and signoff technologies across synthesis, place and route, design closure, and timing/power signoff with an accent on advanced-node physical design and customer-facing technical evaluations. Focus on guiding flow adoption, scripting with Tcl/Perl/Python, improving EDA methodologies with R&D, and solving complex PPA and design-closure challenges.
Location: San Jose, California
Annual salary: $148,400–$275,600, plus potential incentive compensation, equity, and benefits.
Company
develops semiconductor design and electronic design automation technologies for digital implementation, verification, and signoff.
What you will do
- Provide technical support for backend digital design implementation and signoff, including place and route, design closure, and timing and power signoff.
- Guide customers in using technologies to meet design goals, PPA targets, and project schedules.
- Conduct technical presentations, product demonstrations, evaluations, and benchmarks.
- Collaborate with R&D to improve tools and methodologies in response to customer requirements.
- Drive adoption of tools and technologies while capturing best practices for future engagements.
- Amend and augment implementation flows using Tcl and other programming skills.
Requirements
- 10+ years of industry experience in physical design.
- BS degree in Computer Science, Engineering, Electrical Engineering, or a related field.
- Strong knowledge of digital design, semiconductor fundamentals, and static timing analysis.
- Experience with IC digital implementation flows, backend EDA tools, place and route, IR drop, timing closure, and power closure.
- Experience with advanced nodes of 10nm and below.
- Proficiency in Tcl, Perl, or Python, along with strong customer-facing communication and problem-solving skills.
Nice to have
- MS degree in Computer Science, Engineering, Electrical Engineering, or a related field.
- Experience with synthesis, DFT, and logical equivalence checking.
- Experience with tools such as Genus, Innovus, Conformal, Tempus, Modus, and Voltus, or competing tools including ICC, ICC2, DC, and PrimeTime.
- Experience with advanced nodes of 5nm and below.
Culture & Benefits
- Direct collaboration with customers and R&D.
- Paid vacation and paid holidays.
- 401(k) plan with employer match.
- Employee stock purchase plan.
- Medical, dental, and vision plan options.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
8 дней назад
Sr. EDA Tools Engineer - PERC ESD
149 600 - 284 580$
9 дней назад
Senior Custom ASIC Engineering Lead (AI)
143 800 - 230 000$
10 дней назад
Physcial Design Engineer
10 дней назад
ASIC Design Manager
148 900 - 276 500$
9 дней назад
Lead ASIC Design Engineer (Digital Design)
143 800 - 230 000$
11 дней назад
Engineer II - Digital ASIC Design (ASIC)
70 304 - 143 000$