Назад
Company hidden
7 дней назад

Principal Electrical Engineer (Rad-Hard)

Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
Principal Electrical Engineer (Rad-Hard): Designing high-performance, radiation-hardened mixed-signal integrated solutions across specification, RTL design, synthesis, verification, timing analysis, design for test, and silicon debug with an accent on digital interfaces, controllers, state machines, and mixed-signal verification. Focus on achieving timing convergence, building self-tested test benches, integrating AMS and DV verification plans, and maximizing verification coverage.

Location: Palm Bay, Florida, United States; onsite, remote work is not available

Competitive salary and benefits package; exact compensation not specified.

Company

hirify.global is an embedded semiconductor solution provider developing radiation-hardened mixed-signal integrated solutions for automotive, industrial, infrastructure, and IoT applications.

What you will do

  • Contribute to all stages of product development, including specification, design, synthesis, verification, timing analysis, design for test, and silicon debug.
  • Architect and write RTL for digital interfaces, controllers, state machines, and algorithms.
  • Perform synthesis, develop design constraints and scripts, and achieve timing convergence.
  • Develop and verify self-tested test benches for mixed-signal chips and sub-circuits.
  • Integrate AMS and DV verification plans into a master verification plan and maximize verification coverage.
  • Collaborate with the team to meet project goals and schedule requirements while driving continuous improvement.

Requirements

  • 10+ years of experience in Verilog RTL coding, with proficiency in Verilog-AMS, Verilog-A, Verilog or SystemVerilog for ASIC and FPGA development.
  • MSEE or PhD with relevant professional experience and a strong background in digital design.
  • Experience developing design constraints and synthesis scripts.
  • Experience with behavioral top-level modeling and mixed-signal verification methodologies.
  • Experience with scan insertion and ATPG generation; proficiency with Cadence Design Tools and Synopsys DC.
  • Written and verbal English proficiency required; the role is based onsite in Palm Bay, United States.

Nice to have

  • PhD in Electrical Engineering.
  • 15+ years of digital design experience.
  • Radiation-hardened design experience.
  • Experience with the Cadence AMS design flow.

Culture & Benefits

  • Fast-paced environment with autonomy to make decisions within the scope of the role.
  • Collaborative culture grounded in transparency, agility, global teamwork, innovation, and entrepreneurship.
  • Competitive benefits package alongside salary.
  • Opportunity to work on semiconductor technology used across automotive, industrial, infrastructure, and IoT applications.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →