4 дня назад
Sr Principal Design Engineer — Memory Modeling Portfolio (UFS)
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Sr Principal Design Engineer — Memory Modeling Portfolio (UFS): Developing and supporting memory model IP solutions across the UFS/Unipro/MPHY/RMMI protocol stack, with an accent on customer integration, system-level debugging, and RTL design and verification. Focus on analyzing field issues, identifying protocol and model root causes, translating customer requirements into R&D solutions, and mentoring engineers across complex hardware emulation deployments.
Location: Shanghai, China. The role is described as a Korea-based customer expert and may require presence at customer sites when needed.
Company
develops electronic design automation and hardware emulation solutions, including memory model IP for complex semiconductor verification.
What you will do
- Serve as the primary customer interface for integration, system-level debugging, and solutions consulting across the UFS/Unipro/MPHY/RMMI protocol stack.
- Debug and characterize customer issues, identify root causes, and translate findings into actionable problem definitions for R&D.
- Triage field issues, coordinate defect repair with R&D, and track problems through resolution.
- Map customer requirements to product capabilities and feature gaps, presenting solutions to technical and managerial audiences.
- Review RTL implementation approaches, participate in development and quality processes, and support cross-verification and cross-training.
- Mentor design engineers and partner with global account and field teams on complex memory model deployments.
Requirements
- Master’s degree in Electrical Engineering or equivalent with 10+ years of relevant industry experience, or a PhD with 8+ years of experience.
- Deep expertise in the full UFS/Unipro/MPHY/RMMI protocol stack is required.
- Fluency in SystemVerilog and Verilog RTL design and verification, including writing, reviewing, and debugging RTL for hardware emulation environments.
- Advanced written and verbal English fluency is essential.
- Strong debugging skills and a methodical, precise approach under customer pressure.
- Collaborative communication skills and the ability to build trusted technical relationships with customers and colleagues.
Nice to have
- Hands-on experience with Palladium or Protium emulation platforms.
- Experience with Perl, TCL, or C-shell scripting.
- Knowledge of SDRAM families, NAND Flash, or other complex communication protocols.
- Experience working with customers across different cultures and behavioral styles.
Culture & Benefits
- Work within a globally distributed and collaborative MMP R&D team.
- Participate in cross-training, shared quality ownership, reviews, and cross-verification.
- Build expertise in memory protocols, verification methodology, and hardware emulation.
- Partner with international engineering, account, and field teams.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
2 часа назад
SOC Design Engineer (FPGA)
5 дней назад
Senior CPU RTL Design Engineer – Power Management
164 470 - 269 100$
24 часа назад
Principal Engineer, Automated Derivatives (AI/ML)
8 часов назад
RTL Design Engineer (CPU)
91 150 - 172 860$
5 часов назад
Senior ASIC Designers (AI)
17 часов назад