Назад
Company hidden
1 день назад

Analog and Mixed Signal Design Engineer

109 700 - 175 500$
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
Analog and Mixed Signal Design Engineer (PVT monitoring IP): Designing advanced on-die process, voltage, and temperature monitoring IP with an accent on analog and mixed-signal circuit architecture, layout validation, and digital modeling. Focus on developing bandgaps, ADCs, DACs, regulators, comparators, and GPIOs, validating designs through SPICE and Verilog simulations, and supporting silicon bring-up and failure analysis.

Location: Chandler, Arizona, United States

Annual base salary: USD 109,700–175,500, plus discretionary bonus and equity opportunities.

Company

hirify.global's Central Engineering Group develops advanced semiconductor technologies and mixed-signal intellectual property.

What you will do

  • Design schematic architectures for analog and mixed-signal blocks, including bandgaps, ADCs, DACs, voltage regulators, comparators, and GPIOs.
  • Supervise layout and perform post-layout validation using SPICE simulations.
  • Build behavioral and gate-level IP models and validate functionality through Verilog simulations.
  • Create EDA tool views, timing models, datasheets, and technical integration documentation.
  • Establish post-silicon testing guidelines, oversee validation, and analyze test data.

Requirements

  • MS or PhD in Electrical Engineering.
  • 6+ years of mixed-signal and analog design experience.
  • Strong knowledge of gain, bandwidth, stability, device physics, circuit reliability, process variation, and Monte Carlo analysis.
  • Understanding of layout effects on circuit performance, Verilog modeling, digital circuits, and digital implementation flows.
  • Proficiency with Cadence Virtuoso, Spectre, HSPICE, or PrimeSim, plus Synopsys PrimeTime and Xcelium or VCS.
  • Strong communication, teamwork, and independent problem-solving skills.

Nice to have

  • Experience building and delivering mixed-signal IP.
  • Laboratory testing and bench equipment experience.
  • Scripting skills in Python, Perl, or SKILL.
  • Familiarity with ESD and latch-up design rules.
  • Silicon failure analysis and debugging experience.

Culture & Benefits

  • Medical, dental, and vision plans.
  • 401(k) participation with company matching.
  • Employee Stock Purchase Program and Employee Assistance Program.
  • Company-paid holidays, paid sick leave, vacation time, and applicable paid family leave.
  • Annual bonus and new-hire and annual equity award opportunities.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →