Назад
Company hidden
обновлено 8 дней назад

Technical Staff Engineer – Analog Design (Networking)

Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
Technical Staff Engineer – Analog Design (Networking) (Analog IC/SERDES): Designing and developing analog and mixed-signal integrated circuits for next-generation Ethernet and USB products with an accent on high-speed Datacom SERDES macros, transistor-level verification, and post-silicon validation. Focus on architecting complex analog sub-blocks, optimizing parasitic and proximity effects, and coordinating cross-functional design and validation activities.

Location: Chandler, Arizona, United States; onsite role with 0%–25% travel

Company

hirify.global is a large semiconductor technology company developing Ethernet, USB, and other integrated circuit products.

What you will do

  • Define architectures and block-level specifications for high-speed Datacom Ethernet and USB SERDES.
  • Design and verify analog and mixed-signal macros, including ADCs, DACs, PLLs, transmitters, receivers, LDOs, regulators, high-speed I/Os, bandgaps, POR circuits, oscillators, charge pumps, protection circuits, switching converters, and analog switches.
  • Perform system- and transistor-level mixed-mode simulations across operating scenarios, process corners, and mismatch conditions.
  • Develop schematics, behavioral models, design specifications, and validation plans using Cadence Virtuoso and related tools.
  • Collaborate with layout and cross-functional engineering teams to optimize parasitic effects, interfaces, and implementation details.
  • Lead design reviews, document designs, and support post-silicon ATE and laboratory validation.

Requirements

  • BSEE and at least 15 years of industry experience in Electronics or Electrical Engineering.
  • Demonstrated experience designing multiple analog SERDES sub-blocks, including ADCs, DACs, PLLs, transmitters, receivers, LDOs, regulators, high-speed I/Os, bandgaps, POR circuits, oscillators, charge pumps, protection circuits, DC-DC switching converters, and analog switches.
  • Strong expertise in low-power and high-speed design techniques, device physics, complex system analysis, and mixed-signal simulation.
  • Experience architecting high-speed interfaces such as PCIe, Ethernet, and USB.
  • Extensive experience with Cadence and other analog/mixed-signal IC design tools, including proficiency in Cadence Virtuoso.
  • Hands-on laboratory validation experience with power supplies, source meters, oscilloscopes, signal generators, and related equipment.
  • Experience with DRC, LVS, ERC, PEX, EM analysis, SOA verification, aging analysis, and SHE effects.
  • Experience with Unix/Linux and scripts such as Scheme, SKILL, Perl, or Tcl.
  • Strong verbal, written, technical, communication, analytical, interpersonal, collaboration, organization, and continuous-learning skills; ability to manage multiple complex tasks, meet aggressive timelines, and work with minimal supervision.
  • Experience working in globally distributed design teams.

Nice to have

  • Knowledge of Verilog, Liberty timing models, and IBIS-AMI models.

Culture & Benefits

  • Full-time employment within a large global organization.
  • Culture emphasizing trust, empowerment, respect, diversity, communication, employee development, and values-based decision-making.
  • Leadership and career-growth programs.
  • Work is performed indoors, primarily sitting, with regular collaboration and independent work.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →