9 часов назад
Sr. Staff Engineer - Digital Design Verification (SoC)
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Sr. Staff Engineer - Digital Design Verification (SoC): Verifying complex digital designs and processor-based SoCs for low-power IoT and edge-compute applications with an accent on end-to-end verification, scalable UVM/SystemVerilog environments, and functional coverage. Focus on building constrained-random and directed tests, validating C/C++ software-based flows, debugging complex design issues, and closing coverage goals across block, subsystem, and full-chip levels.
Location: Austin, Texas, United States. Must be currently authorized to work in the United States for any employer.
Company
develops low-power semiconductor solutions for wearables, medical devices, IoT products, and AI-powered edge applications.
What you will do
- Own end-to-end digital verification at block, subsystem, and full-chip SoC levels.
- Develop verification plans aligned with architecture and design specifications.
- Architect scalable, reusable UVM-based testbenches using SystemVerilog.
- Develop test scenarios, stimulus, monitors, checkers, scoreboards, and self-checking mechanisms.
- Build C/C++ verification libraries and tests for SoC-level validation.
- Automate regressions, coverage collection, results reporting, debugging, and root-cause analysis in collaboration with design teams.
Requirements
- BSEE or MSEE with 8–12 years of hands-on digital design verification experience.
- Multiple tape-outs with silicon functioning to specification.
- Strong experience with block-level, subsystem, and full-chip SoC verification.
- SystemVerilog, UVM, Verilog, constrained-random verification, scoreboarding, and functional and code coverage methodologies.
- C/C++ verification in SoC environments, with experience in processor-based systems such as ARM or RISC-V.
- Experience with complex SoCs, third-party IPs and VIPs, AMBA protocols, DMA, flow control, serial interfaces, and scripting with Python, Perl, and Makefile.
Nice to have
- Experience with edge-based AI inference workloads and ML workload enablement.
- Experience verifying low-power digital architectures and features.
- Experience with security IPs, DSP and compute-heavy subsystems, or high-performance SoC architectures.
Culture & Benefits
- Work on complex semiconductor products for IoT and edge-compute applications.
- Cross-functional collaboration across design, research, development, production, marketing, sales, and operations.
- Values include innovation, collaboration, focus, learning, and achievement.
- Opportunities to contribute to complex, meaningful work in energy-efficient computing.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
2 дня назад
Design Verification Engineer (AI)
120 000 - 200 000$
17 часов назад
Lead Digital Verification Engineer (ASIC/SoC)
200 000 - 230 000$
8 часов назад
Sr. ASIC Design Engineer (AI)
135 000 - 170 000$
11 часов назад
Technical Staff Engineer - Verification (FPGA)
91 000 - 232 000$
7 дней назад
Principal Digital IP Design Engineer (RISC-V)
17 часов назад