17 часов назад
Lead Digital Verification Engineer (ASIC/SoC)
200 000 - 230 000$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Lead Digital Verification Engineer (ASIC/SoC): Defining and executing end-to-end functional verification for complex SoC and IP designs from specification through tapeout with an accent on UVM environments, constrained-random testing, coverage closure, and full-chip validation. Focus on architecting scalable verification infrastructure, debugging multi-block simulation failures, coordinating emulation handoff, and leading verification sign-off for energy-efficient computing products.
Location: San Jose, CA; Pittsburgh, PA; or Austin, TX
Salary: $200,000–$230,000 per year, plus equity and comprehensive benefits.
Company
develops energy-efficient general-purpose processors for continuous AI/ML-enabled computing in IoT and edge devices.
What you will do
- Define end-to-end verification strategies across block, subsystem, and full-chip levels through tapeout.
- Develop and review verification plans, stimulus strategies, coverage goals, and sign-off criteria.
- Architect scalable UVM-based testbenches with agents, scoreboards, reference models, assertions, and coverage monitors.
- Lead constrained-random testing, functional coverage closure, regression optimization, and complex simulation debug.
- Drive full-chip verification of boot sequences, interrupts, DMA flows, power-on reset, multi-block interactions, CDC, RDC, and multi-power-domain behavior.
- Lead and mentor the verification team, coordinate with RTL, compiler, DFT, physical design, emulation, and post-silicon teams, and represent verification readiness during tapeout sign-off.
Requirements
- Bachelor’s, Master’s, or PhD in Electrical Engineering, Computer Engineering, or a related field.
- 10+ years of ASIC/SoC design verification experience, including at least 3 years leading verification strategy, sign-off, and team execution.
- Deep expertise in UVM architecture, constrained-random verification, SystemVerilog classes and constraints, functional coverage, SVA, interfaces, and packages.
- Experience closing functional and code coverage to tapeout sign-off on complex multi-million-gate SoC or ASIC designs.
- Strong understanding of processors such as ARM or RISC-V, AMBA AXI/ACE/CHI, memory controllers, DMA engines, interrupt controllers, and standard peripherals.
- Proficiency in Python, Perl, or Tcl for automation, log analysis, coverage processing, and regression development, plus clear technical communication.
Culture & Benefits
- Competitive compensation with meaningful equity.
- 401(k) match and company-paid benefits.
- Paid parental leave.
- Flexibility and support for personal and professional development.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
13 часов назад
Digital Verification Engineer (ASIC)
131 000 - 243 000$
15 часов назад
Principal Design Verification Engineer (ASIC/SystemVerilog)
185 000 - 230 000$
9 часов назад
Member of Technical Staff, Hardware, Design Verification Engineer
200 000 - 420 000$
13 часов назад
Distinguished Engineer - Digital Design (ASIC)
212 200 - 314 020$
17 часов назад
Lead Digital Design Engineer (UCIe)
7 дней назад
Hardware & Silicon Validation Senior Staff Engineer (ASIC)
127 630 - 191 200$