2 дня назад
Design Verification Engineer (AI)
120 000 - 200 000$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Design Verification Engineer (AI) (SystemVerilog/UVM): Building verification environments for RDU chips powering machine learning and artificial intelligence workloads with an accent on chip-level control, initialization, sequencing, state transitions, and recovery. Focus on constrained-random testing, assertion-based verification, simulation debugging, and driving functional and code coverage to closure across multiple subsystems.
Location: San Jose, California, United States
Salary: $120,000–$200,000 USD base salary per year
Company
develops a full-stack generative AI platform, including purpose-built AI chips, models, and enterprise deployment solutions.
What you will do
- Develop and execute verification plans for complex chip-level control and initialization features.
- Build SystemVerilog and UVM verification environments, including test sequences, checkers, assertions, and functional coverage.
- Verify sequencing, dependencies, state transitions, clocking, and recovery scenarios across multiple chip subsystems.
- Create directed and constrained-random tests to identify architectural and implementation corner cases.
- Collaborate with architects, RTL designers, firmware engineers, and verification teams to clarify design intent and achieve verification closure.
- Debug simulation and regression failures, analyze coverage, and drive root-cause resolution.
Requirements
- Bachelor’s degree in Computer Science, Computer Engineering, or a related field.
- 5+ years of relevant industry experience.
- Strong understanding of digital design, SoC architecture, and verification methodologies.
- Strong proficiency in SystemVerilog and UVM.
- Experience with constrained-random verification, functional coverage, and assertion-based verification.
- Proficiency in scripting languages such as Python, Perl, TCL, and shell scripting.
Nice to have
- Familiarity with CDC/RDC concepts and verification methodologies.
- Fluency with Claude or other AI tools for verification development and debugging.
Culture & Benefits
- Full-time US employment with base salary, equity, and benefits.
- Medical insurance with 95% employee premium coverage and 77% dependent premium coverage.
- Health Savings Account with employer contribution and Flexible Spending Account options.
- Dental, vision, disability, life, and AD&D insurance plans.
- Well-being benefits including Headspace, Gympass+, One Medical, and counseling services.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
8 часов назад
Sr. ASIC Design Engineer (AI)
135 000 - 170 000$
9 часов назад
Sr. Staff Engineer - Digital Design Verification (SoC)
10 часов назад
Member of Technical Staff, Hardware, Design Verification Engineer
200 000 - 420 000$
17 часов назад
Lead Digital Verification Engineer (ASIC/SoC)
200 000 - 230 000$
15 часов назад
Principal Design Verification Engineer (ASIC/SystemVerilog)
185 000 - 230 000$
7 дней назад
Senior Design Verification Engineer
164 470 - 311 890$