Назад
Company hidden
4 дня назад

Principal Digital IP Design Engineer (RISC-V)

Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
c1
Страна
Germany
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Principal Digital IP Design Engineer (RISC-V/SoC): Developing and implementing digital IP and logic designs for complex Mixed-Signal System-on-Chips with an accent on RTL design, microprocessor architecture, and low-power optimization. Focus on creating high-quality area-optimal designs, integrating AI/ML cores and RISC-V IPs, and ensuring functional correctness through rigorous verification.

Location: Munich

Company

A global leader in secure connectivity solutions for embedded and automotive applications, specializing in microcontrollers and application processors.

What you will do

  • Design and implement digital IP and logic for Mixed-Signal SoCs based on architectural specifications.
  • Develop area-optimal, low-power RTL designs using Verilog and SystemVerilog.
  • Perform design quality checks including Lint, CDC/RDC, and IP-level verification.
  • Execute IP synthesis and timing analysis to meet area, power, and timing targets.
  • Implement design for testability (DFT) requirements and generate comprehensive technical documentation.
  • Collaborate with hardware and software teams to define features, interfaces, and integrate digital blocks.

Requirements

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Science, or a related field.
  • Minimum 10 years of experience in IP or subsystem design.
  • Solid understanding of microprocessor architecture, interconnects, and cache coherency mechanisms.
  • Hands-on experience with CPU design (RISC-V, proprietary cores, or AI/ML accelerators).
  • Advanced knowledge of Verilog, SystemVerilog, C/C++, and scripting languages (Python, Perl, TCL, or Shell).
  • Experience with AMBA protocols (AHB, AXI, ACE, CHI) and memory systems (ROM, RAM, Flash, DDR/LPDDR).

Nice to have

  • Basic conversational German.
  • Experience in using AI-based tools to enhance development and design efficiency.

Culture & Benefits

  • Opportunity to work on next-generation AI/ML cores and RISC-V IPs.
  • Engagement with high-impact products for automotive, networking, and microprocessor markets.
  • Professional environment emphasizing security certifications and reliable, conscious workflows.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →