Назад
Company hidden
7 часов назад

Staff DFT Design Engineer

Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
Spain
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
Staff DFT Design Engineer (ASIC/DFT): Developing, verifying, debugging, and validating DFT architectures for digital and mixed-signal ICs with an accent on RTL, ATPG, scan techniques, physical implementation, and silicon bring-up. Focus on generating high-quality test patterns, analyzing STA and power in DFT modes, defining synthesis and LEC constraints, and diagnosing silicon failures across analog, digital, testing, and product teams.

Location: Barcelona, Spain

Company

hirify.global develops integrated power semiconductors and power delivery architectures, including switching regulators, sensors, motor control, display drivers, audio amplifiers, and power management ICs.

What you will do

  • Develop and implement DFT architectures and techniques for digital and mixed-signal ICs.
  • Design, debug, and verify RTL, including gate-level verification and physical implementation support.
  • Generate and simulate ATPG patterns and define test and debug patterns for structural and functional testing.
  • Perform STA, power analysis, synthesis constraint definition, LEC debugging, and backend-flow analysis.
  • Support silicon bring-up, failure analysis, backtracking, and diagnosis.
  • Collaborate closely with analog, digital, testing, and product departments on AMS verification and functional testing.

Requirements

  • BSEE with 15 years of DFT engineering experience, or MSEE with 12 years of DFT engineering experience.
  • Solid knowledge of the full ASIC development process and backend flow, including synthesis, place and route, DFT, power, LEC, and STA.
  • Excellent RTL Verilog or SystemVerilog coding skills and knowledge of SystemVerilog/UVM and gate-level simulation.
  • Experience with ATPG, SCAN, IDDQ, delay fault, SCAN compression/EDT, reduced pin count SCAN, Boundary SCAN, LBIST, MBIST, ABIST, and JTAG.
  • Proficiency in ATE implementation, debugging, failure backtracking, and balancing test quality against test time.
  • Strong written and verbal communication skills, with the ability to work independently and collaborate across departments.

Nice to have

  • Automotive standards experience and knowledge of power management applications.
  • Experience with I2C, I3C, SPI, USB, PMBUS, ARM, or RISC-V designs.
  • Scripting and automation experience with TCL, Python, or C/C++.
  • Knowledge of Cadence, Synopsys, Modus, Tetramax, FastScan/TestKompress, or TestInsight tools.

Culture & Benefits

  • Work in a semiconductor product organization focused on leading-edge technology and innovation.
  • Collaborate across analog, digital, testing, and product engineering functions.
  • Join a company that emphasizes creativity, sustainability, and diversity.
  • Equal employment opportunity is provided to qualified applicants and employees.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →