8 часов назад
VLSI Design Verification Engineer_2
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
VLSI Design Verification Engineer_2 (SystemVerilog/UVM): Developing and executing verification plans, testbenches, assertions, and coverage models for complex SoCs and IPs with an accent on coverage-driven and assertion-based verification. Focus on debugging next-generation designs, collaborating with architects and post-silicon teams, and applying AI-assisted tools to accelerate verification workflows.
Location: Hsinchu, Taiwan
Company
develops AI vision processors for edge applications that extract data from high-resolution video streams.
What you will do
- Develop and execute verification plans for complex SoCs and IPs.
- Build testbenches, assertions, and coverage models using advanced verification methodologies.
- Apply SystemVerilog/UVM, coverage-driven, and assertion-based verification techniques.
- Collaborate with architects, designers, and post-silicon teams.
- Ensure the correctness and reliability of next-generation silicon designs.
Requirements
- Bachelor’s, Master’s, or PhD in electrical engineering, computer science, or a related field.
- Strong background in digital design and computer architecture.
- Experience with SystemVerilog, UVM, Verilog, C, and C++.
- Strong debugging, analytical, and problem-solving skills.
Nice to have
- Experience scripting with Perl or Python.
Culture & Benefits
- Work on cutting-edge verification flows supported by AI-powered tools.
- Collaborate with global engineers on next-generation SoCs.
- Work in a learning-driven environment focused on professional growth.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
14 часов назад
Staff Design Verification Engineer (Cache Verification)
13 часов назад
Sr Manager/Deputy Director - IP Engineering (Semiconductor)
11 часов назад
Senior RTL Design Engineer (RISC-V Cache Subsystem)
12 часов назад
Senior Design Verification Engineer (RISC-V)
12 часов назад
RTL Design Engineer (RISC-V)
15 часов назад