9 часов назад
Staff/Sr. Staff Design Verification Engineer
148 000 - 175 000CAD
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Staff/Sr. Staff Design Verification Engineer (UVM/SystemVerilog/AMS): Verifying integrated digital, analog, and photonic devices for AI data center infrastructure with an accent on mixed-signal simulation, emulation, and scalable verification environments. Focus on creating test plans, closing coverage for block-level and full-chip designs, integrating analog IP, and validating performance against system requirements.
Location: Toronto, ON; flexible hybrid workplace model
Salary: Staff: $148,000–$175,000 CAD; Sr. Staff: $203,000–$224,000 CAD
Company
develops photonics-based infrastructure for AI and high-performance computing data centers, including 3D-stacked photonics engines for connecting large numbers of processors.
What you will do
- Define and improve design verification methodologies for integrated digital, analog, and photonic devices, with emphasis on emulation.
- Create and execute test plans for high-quality tapeouts that meet functional and performance goals.
- Collaborate with architects, digital designers, analog and photonic designers, and verification engineers to define validation flows.
- Build reusable, scalable UVM testbench components and verification environments for simulation and emulation.
- Verify block-level and full-chip designs, close coverage, and complete design verification signoff requirements.
- Integrate analog IP and develop behavioral models, test cases, and checkers for upper-level designs.
Requirements
- Bachelor’s degree in Electrical Engineering, Computer Engineering, a related field, or equivalent experience.
- At least 8 years of design verification and SystemVerilog experience.
- At least 2 years of Python experience.
- Expertise with the UVM library.
- Experience with Xcelium, ModelSim, Questa, or VCS simulators.
- Strong problem-solving and collaboration skills; candidates must be able to comply with federally mandated U.S. export control requirements.
Nice to have
- Master’s degree or higher in Electrical Engineering, Computer Engineering, a related field, or equivalent experience with 6 years of relevant experience.
- Experience with post-silicon validation and debug.
- Experience with AMS verification.
Culture & Benefits
- Comprehensive medical, dental, and vision coverage.
- Retirement savings matching, life insurance, and short- and long-term disability coverage.
- Vacation, sick leave, public holidays, and paid family leave.
- Training and development support and commuter benefits.
- Equity grants for full-time employees and a flexible hybrid workplace model.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
5 часов назад
Senior FPGA Design/Verification Engineer
7 дней назад
Technical Lead IC Design/Principal - Micro-architecture, RTL Design
145 800 - 194 400CAD
6 дней назад
Senior Staff Analog Circuit Design Engineer (SerDes)
182 580 - 257 760CAD
8 часов назад
Senior Engineer - Design (ASIC/SoC)
86 000 - 186 000$
7 часов назад
Staff Verification Engineer (SerDes)
9 часов назад
Sr. Optical Test Engineer (Photonics)
110 000 - 133 000CAD