9 часов назад
Senior Engineer - Design (ASIC/SoC)
86 000 - 186 000$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Senior Engineer - Design (ASIC/SoC): Developing next-generation storage controller devices and owning complex digital subsystems from architecture and RTL design through verification, silicon bring-up, and post-silicon support with an accent on SystemVerilog/VHDL, AXI/AMBA integration, CDC, and low-power design. Focus on implementing SAS/SATA protocol logic, closing verification, debugging silicon issues, and mentoring engineers while coordinating cross-functional delivery of production-quality silicon.
Location: Burnaby, Canada
Annual base salary: $86,000–$186,000, plus restricted stock units and quarterly bonuses.
Company
develops semiconductor products and solutions, including advanced storage controller devices for datacenter applications.
What you will do
- Own the architecture, micro-architecture, and synthesizable RTL implementation of complex digital subsystems ranging from 100K to 10M+ gates.
- Design and integrate RTL using SystemVerilog, Verilog, and VHDL, including AXI/AMBA interconnects, bus fabrics, bridges, and compliant interfaces.
- Implement CDC schemes and low-power techniques such as clock gating, power gating, and multi-voltage UPF flows.
- Develop verification plans and drive closure using SystemVerilog, UVM, formal verification, simulation, emulation, and validation methods.
- Implement SAS and SATA protocol logic and resolve complex design, integration, and hardware issues with cross-functional teams.
- Lead post-silicon bring-up, characterization, lab debug, design reviews, and mentoring of junior engineers.
Requirements
- Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or an equivalent field.
- Typically 7+ years of professional experience in digital ASIC/SoC design and verification.
- Strong RTL design and verification expertise with SystemVerilog, VHDL, UVM, and/or formal verification.
- Hands-on experience with AXI/AMBA, CDC design and analysis, low-power methodologies, and UPF/CPF multi-voltage flows.
- Working knowledge of SAS and SATA protocols, post-silicon bring-up, validation, lab debug, and industry verification tools.
- Excellent verbal and written English communication skills, plus scripting and programming experience with tools such as Python, Perl, Tcl, or Make.
Nice to have
- Hardware emulation and FPGA prototyping experience.
- Experience with DFT and timing closure.
- Familiarity with NVMe, PCIe, or other storage and high-speed interface protocols.
- Experience defining and improving design and verification methodologies across a team.
Culture & Benefits
- Health benefits beginning on the first day.
- Retirement savings plans and an employee stock purchase program with a six-month look-back feature.
- Restricted stock units and quarterly bonus payments as part of the compensation package.
- Leadership and employee development programs.
- Travel requirement of 0%–25%.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
11 часов назад
Principal Digital Design Engineer (ASIC)
160 400 - 237 320$
7 дней назад
Senior Staff ASIC Design Engineer (Semiconductors)
118 700 - 158 300CAD
11 часов назад
Staff Digital Design Engineer (ASIC)
115 200 - 170 390$
11 часов назад
Sr Principal Digital Design Engineer (ASIC)
184 400 - 272 950$
13 часов назад
Principal IC Digital Design - SoC Design/Micro-architecture (SystemVerilog)
158 600 - 237 600$
7 дней назад
Senior Staff Design Verification Engineer (Memory)
134 390 - 201 300$