Назад
Company hidden
11 часов назад

Senior Verification Engineer (AI Hardware)

Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
UK
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
Senior Verification Engineer (AI Hardware): Building and verifying world-class ML/AI integrated-circuit products for data-centre applications with an accent on pre-silicon RTL verification, hardware debugging, and software-driven verification workflows. Focus on creating testbenches, stimulus, checkers, coverage, and functional models while collaborating on specifications, architecture, and RTL quality.

Location: Based in either the Bristol or London office in the UK

Company

hirify.global is developing chips and systems designed to accelerate inference for frontier AI models, targeting high-throughput data-centre applications.

What you will do

  • Verify ML/AI integrated-circuit products through pre-silicon RTL verification.
  • Build verification environments, testbenches, stimulus, checkers, and functional hardware models.
  • Plan verification from specifications and define and close functional coverage.
  • Read and debug SystemVerilog RTL and investigate waveform behaviour.
  • Collaborate with modelling, system architecture, RTL design, hardware, software, and silicon teams.
  • Improve hardware development workflows and increase tape-out quality while reducing costs.

Requirements

  • Senior-level experience in verification, with an ideal background of 6+ years.
  • Strong software development skills in Python or another object-oriented language such as C++.
  • Understanding of digital hardware concepts.
  • Ability to read and debug RTL in SystemVerilog.
  • Familiarity with debugging waveforms.
  • Ability to work from the Bristol or London office in the UK.

Nice to have

  • Pre-silicon RTL verification planning and execution, testbench development, stimulus creation, checkers, and coverage closure.
  • UVM, Transaction-Level Modelling, SystemVerilog Assertions, or formal verification.
  • Cocotb, Verilator, Icarus Verilog, commercial EDA tools, or multiple programming languages.
  • Experience with monorepos and Bazel or participation in architecture discussions.

Culture & Benefits

  • High-impact work in a small, collaborative, and fast-paced team.
  • Ownership and autonomy with direct collaboration with top leadership.
  • Close cooperation across hardware, software, silicon, and modelling disciplines.
  • Competitive salary reflecting experience and the specialist nature of the role.
  • Meaningful equity, private medical, dental and vision coverage, contributory pension, 25 days of holiday plus bank holidays, and life or critical illness insurance.
  • Inclusive office environment focused on diverse perspectives and rigorous engineering.

Hiring process

  • Additional eligibility checks may be required because the work is subject to UK, US, and other international export-control regulations.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →