обновлено 1 день назад
FPGA Silicon Validation Engineer
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
FPGA Silicon Validation Engineer (High-Speed Analog I/O and PHY): Leading bring-up and validation of transmitters, receivers, clocking circuits, and voltage regulators for DDR, LPDDR, and MIPI interfaces with an accent on silicon characterization, signal integrity, and validation automation. Focus on debugging issues across silicon, package, board, firmware, and software domains and driving design improvements from silicon results.
Location: Penang 15, Penang, Malaysia
Company
develops semiconductor and FPGA technologies, including high-speed interfaces and PHY designs.
What you will do
- Lead end-to-end validation of high-speed I/O and PHY designs across multiple silicon programs.
- Develop scalable validation methodologies, test setups, automation frameworks, and data-analysis workflows.
- Execute post-silicon bring-up, characterization, and debug using oscilloscopes, BERTs, protocol analyzers, logic analyzers, and pattern generators.
- Influence high-speed board design, including channel implementation, stack-up, routing, and I/O termination.
- Collaborate with firmware teams on test algorithms and calibration-flow validation.
- Partner with circuit design teams and lead cross-functional root-cause analysis to improve designs based on silicon results.
Requirements
- Bachelor’s or Master’s degree in Electrical Engineering, Electronics Engineering, or a related discipline.
- Industry experience in post-silicon validation, silicon bring-up, or PHY design.
- Hands-on experience validating high-speed interfaces and PHYs such as DDR, LPDDR, MIPI, and GPIO.
- Strong understanding of high-speed signal integrity, power integrity, timing, and analog/mixed-signal behavior.
- Experience debugging issues across silicon, package, board, firmware, and software domains.
- Programming or scripting proficiency in Python, Perl, TCL, or C/C++ for validation automation and data analysis.
Culture & Benefits
- Regular full-time employment.
- Work is associated with the Malaysia Shift 1 schedule.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
4 дня назад
Staff Applications Engineer (FPGA)
4 дня назад
Senior Soft IP Design Engineer (FPGA)
4 дня назад
Staff SW Dev Engineer (FPGA)
4 дня назад
Silicon Integration Design Engineer - Timing Model (FPGA)
4 дня назад
Integration Design Engineer - Power Model
4 дня назад