5 дней назад
Digital Verification Engineer (MCU)
38 000 - 52 300€
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Digital Verification Engineer (MCU/SystemVerilog/UVM): Developing comprehensive verification environments, test benches, and verification plans for high-performance microcontrollers with an accent on functional coverage, assertions, and simulation-based validation. Focus on designing corner-case tests, debugging discrepancies, and improving verification flows across collaboration with design, architecture, and software teams.
Location: Catania, Italy
Salary: €38,000–€52,300 gross annual base salary
Company
develops industrial and IoT edge-processing solutions, including microcontrollers and high-performance processors.
What you will do
- Develop verification environments and test benches using SystemVerilog and UVM.
- Create verification plans from design specifications, including functionality and corner cases.
- Develop, execute, and debug test cases for digital IC designs.
- Analyze simulation results and resolve discrepancies with design engineers.
- Maintain assertions, functional coverage models, verification scripts, and related documentation.
- Collaborate with design, architecture, and software teams and improve verification flows and tools.
Requirements
- Master’s degree in electronic engineering, computer engineering, or a related field.
- Typically 2+ years of experience in digital IC design verification.
- Strong proficiency in SystemVerilog and UVM.
- Experience with Questa, VCS, Xcelium, or comparable simulation tools.
- Knowledge of digital design principles, architectures, metric-driven verification, and assertion-based verification.
- Fluent English, both written and spoken. Experience with Python, Perl, or Tcl is also required.
Culture & Benefits
- Work within a newly established Catania engineering team covering design, architecture, verification, DfT, and physical design.
- Contribute to MCU products for intelligent AI at the Edge, industrial automation, autonomous homes, and personal electronics.
- Employment under the applicable Metalmeccanica Industria National Collective Labour Agreement.
- Benefits may include annual incentive opportunities, equity, and a competitive benefits package.
- Commitment to equal pay and fair, consistent, and transparent remuneration practices.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
4 дня назад
Design Verification Engineer (AI)
120 000 - 200 000$
2 дня назад
Sr. Digital Verification Engineer (SystemVerilog)
3 дня назад
Lead Digital Verification Engineer (ASIC/SoC)
200 000 - 230 000$
3 дня назад
Digital Verification Intern (SystemVerilog/UVM)
3 дня назад
Principal Design Verification Engineer (ASIC/SystemVerilog)
185 000 - 230 000$
3 дня назад
Digital Verification Engineer (ASIC)
131 000 - 243 000$