4 Π΄Π½Ρ Π½Π°Π·Π°Π΄
Senior CAD Semiconductor Engineer (AI)
ΠΡΡΡ & Π‘ΠΎΠΏΡΠΎΠ²ΠΎΠ΄
ΠΠ»Ρ ΠΌΡΡΡΠ° Ρ ΡΡΠΎΠΉ Π²Π°ΠΊΠ°Π½ΡΠΈΠ΅ΠΉ Π½ΡΠΆΠ΅Π½ Plus
ΠΠΏΠΈΡΠ°Π½ΠΈΠ΅ Π²Π°ΠΊΠ°Π½ΡΠΈΠΈ
Π’Π΅ΠΊΡΡ:
TL;DR
Senior CAD Semiconductor Engineer (AI): Defining, deploying, and maintaining EDA tool flows and CAD infrastructure for digital, mixed-signal, and verification activities across the full SoC lifecycle with an accent on compute farms, storage, licensing, CI/CD, and automation. Focus on qualifying Cadence, Synopsys, and Siemens EDA tools, optimizing semiconductor design workflows, and integrating AI/LLM capabilities for debugging, knowledge retrieval, and engineering productivity.
Location: Thessaloniki or Athens, Greece
Company
delivers technology and engineering services, including support for semiconductor design and verification environments.
What you will do
- Define, deploy, and maintain EDA flows for digital, mixed-signal, simulation, synthesis, place and route, DFT, and signoff activities.
- Evaluate, benchmark, qualify, and deploy EDA tools, releases, and methodologies from Cadence, Synopsys, Siemens EDA, and Arteris.
- Design and operate Linux-based compute farms, distributed storage, backup and disaster recovery systems, and FlexLM/Flexera license infrastructure.
- Develop automation frameworks, tool installation processes, regression systems, monitoring, resource provisioning, and Jenkins or GitLab CI pipelines.
- Collaborate with design, verification, and physical implementation teams and EDA vendors to resolve issues, improve turnaround time, and align tool roadmaps.
- Integrate AI-driven workflows for LLM-assisted scripting, log analysis, debugging, workflow optimization, and knowledge retrieval in hybrid cloud and on-premises environments.
Requirements
- Strong experience with full EDA flows, including simulation, synthesis, place and route, verification, and DFT.
- Experience with EDA tool validation, qualification, deployment, versioning, release management, and regression validation.
- Strong knowledge of Linux compute farms, NFS or distributed storage, CI/CD, monitoring, performance optimization, high availability, backup, and disaster recovery.
- Programming and scripting experience with Python, Perl, Shell, and TCL, plus familiarity with object-oriented programming and infrastructure automation.
- Understanding of RTL design, verification flows, physical design constraints, silicon quality, productivity, Git or SVN, and DevOps practices.
- Practical experience integrating AI/LLM-based tools and hybrid cloud/on-premises GPU infrastructure.
Nice to have
- Knowledge of ISO26262 or DO-254.
Culture & Benefits
- Work involves collaboration with engineering teams, management, and EDA vendors.
- Focus on balancing infrastructure performance, cost, scalability, reliability, and usability.
- Support security, compliance, and reliability requirements in environments such as ISO 27001.
- Provide regular reporting on tool performance, usage, and roadmap alignment.
ΠΡΠ΄ΡΡΠ΅ ΠΎΡΡΠΎΡΠΎΠΆΠ½Ρ: Π΅ΡΠ»ΠΈ ΡΠ°Π±ΠΎΡΠΎΠ΄Π°ΡΠ΅Π»Ρ ΠΏΡΠΎΡΠΈΡ Π²ΠΎΠΉΡΠΈ Π² ΠΈΡ ΡΠΈΡΡΠ΅ΠΌΡ, ΠΈΡΠΏΠΎΠ»ΡΠ·ΡΡ iCloud/Google, ΠΏΡΠΈΡΠ»Π°ΡΡ ΠΊΠΎΠ΄/ΠΏΠ°ΡΠΎΠ»Ρ, Π·Π°ΠΏΡΡΡΠΈΡΡ ΠΊΠΎΠ΄/ΠΠ, Π½Π΅ Π΄Π΅Π»Π°ΠΉΡΠ΅ ΡΡΠΎΠ³ΠΎ - ΡΡΠΎ ΠΌΠΎΡΠ΅Π½Π½ΠΈΠΊΠΈ. ΠΠ±ΡΠ·Π°ΡΠ΅Π»ΡΠ½ΠΎ ΠΆΠΌΠΈΡΠ΅ "ΠΠΎΠΆΠ°Π»ΠΎΠ²Π°ΡΡΡΡ" ΠΈΠ»ΠΈ ΠΏΠΈΡΠΈΡΠ΅ Π² ΠΏΠΎΠ΄Π΄Π΅ΡΠΆΠΊΡ. ΠΠΎΠ΄ΡΠΎΠ±Π½Π΅Π΅ Π² Π³Π°ΠΉΠ΄Π΅ β
ΠΠΎΡ ΠΎΠΆΠΈΠ΅ Π²Π°ΠΊΠ°Π½ΡΠΈΠΈ
9 ΡΠ°ΡΠΎΠ² Π½Π°Π·Π°Π΄
Senior/ Staff Front-End CAD Engineer
12 ΡΠ°ΡΠΎΠ² Π½Π°Π·Π°Π΄
Staff CAD Engineer (IoT)
7 ΡΠ°ΡΠΎΠ² Π½Π°Π·Π°Π΄
CAD Engineer (Semiconductors)
8 ΡΠ°ΡΠΎΠ² Π½Π°Π·Π°Π΄
Staff/ Principal Physical Design CAD Engineer (AI)
7 Π΄Π½Π΅ΠΉ Π½Π°Π·Π°Π΄
Senior Test Engineer (Hardware)
6 ΡΠ°ΡΠΎΠ² Π½Π°Π·Π°Π΄