3 Π΄Π½Ρ Π½Π°Π·Π°Π΄
Sr. Device Integration and Innovation Engineering (Logic and/or Memory)
163Β 000 - 224Β 000$
ΠΡΡΡ & Π‘ΠΎΠΏΡΠΎΠ²ΠΎΠ΄
ΠΠ»Ρ ΠΌΡΡΡΠ° Ρ ΡΡΠΎΠΉ Π²Π°ΠΊΠ°Π½ΡΠΈΠ΅ΠΉ Π½ΡΠΆΠ΅Π½ Plus
ΠΠΏΠΈΡΠ°Π½ΠΈΠ΅ Π²Π°ΠΊΠ°Π½ΡΠΈΠΈ
Π’Π΅ΠΊΡΡ:
TL;DR
Sr. Device Integration and Innovation Engineering (Logic and/or Memory) (Semiconductor Process Engineering): Developing and integrating novel materials solutions for advanced Logic and Memory scaling with an accent on FEOL/MEOL/BEOL integration, CMOS transistor formation, and process engineering. Focus on leading complex technology projects, solving customer process challenges, and designing innovative experiments that support new products, patents, and long-term semiconductor development.
Location: Santa Clara, California, United States. Relocation eligible; travel required approximately 10% of the time.
Salary: $163,000β$224,000 per year.
Company
develops materials engineering solutions and equipment used in semiconductor and display manufacturing.
What you will do
- Lead FEOL, MEOL, and BEOL integration projects for advanced Logic and Memory technologies.
- Provide technical leadership for module development across channels, junctions, gates, contacts, interconnects, NAND, and DRAM.
- Design, implement, and validate new integrated materials solutions and process technologies.
- Plan and execute complex process engineering projects, experiments, data collection, analysis, and technical reporting.
- Collaborate with customers, business units, vendors, suppliers, and R&D teams to resolve complex process engineering issues.
- Develop technical documentation, product specifications, presentations, and research contributions including patents and publications.
Requirements
- Bachelorβs degree.
- 10β15 years of relevant experience.
- Expertise in Logic and/or Memory technology and in-depth knowledge of CMOS logic transistor formation.
- Experience leading high-risk, complex engineering projects and developing execution strategies.
- Ability to solve unique, complex problems through conceptual and innovative thinking.
- Ability to communicate complex technical ideas and influence senior stakeholders.
Culture & Benefits
- Supportive environment focused on learning, professional development, and technical innovation.
- Comprehensive employee benefits package.
- Potential eligibility for bonus and stock award programs.
- Opportunity to collaborate with global R&D teams on semiconductor and display technology projects.
ΠΡΠ΄ΡΡΠ΅ ΠΎΡΡΠΎΡΠΎΠΆΠ½Ρ: Π΅ΡΠ»ΠΈ ΡΠ°Π±ΠΎΡΠΎΠ΄Π°ΡΠ΅Π»Ρ ΠΏΡΠΎΡΠΈΡ Π²ΠΎΠΉΡΠΈ Π² ΠΈΡ ΡΠΈΡΡΠ΅ΠΌΡ, ΠΈΡΠΏΠΎΠ»ΡΠ·ΡΡ iCloud/Google, ΠΏΡΠΈΡΠ»Π°ΡΡ ΠΊΠΎΠ΄/ΠΏΠ°ΡΠΎΠ»Ρ, Π·Π°ΠΏΡΡΡΠΈΡΡ ΠΊΠΎΠ΄/ΠΠ, Π½Π΅ Π΄Π΅Π»Π°ΠΉΡΠ΅ ΡΡΠΎΠ³ΠΎ - ΡΡΠΎ ΠΌΠΎΡΠ΅Π½Π½ΠΈΠΊΠΈ. ΠΠ±ΡΠ·Π°ΡΠ΅Π»ΡΠ½ΠΎ ΠΆΠΌΠΈΡΠ΅ "ΠΠΎΠΆΠ°Π»ΠΎΠ²Π°ΡΡΡΡ" ΠΈΠ»ΠΈ ΠΏΠΈΡΠΈΡΠ΅ Π² ΠΏΠΎΠ΄Π΄Π΅ΡΠΆΠΊΡ. ΠΠΎΠ΄ΡΠΎΠ±Π½Π΅Π΅ Π² Π³Π°ΠΉΠ΄Π΅ β
ΠΠΎΡ ΠΎΠΆΠΈΠ΅ Π²Π°ΠΊΠ°Π½ΡΠΈΠΈ
4 Π΄Π½Ρ Π½Π°Π·Π°Π΄
Ocotillo Technology Fabrication Yield Device Integration Engineer (Semiconductors)
103Β 730 - 198Β 820$
4 Π΄Π½Ρ Π½Π°Π·Π°Π΄
Memory Circuit Design Engineer (CMOS)
122Β 440 - 232Β 190$
4 Π΄Π½Ρ Π½Π°Π·Π°Π΄
Principal Collateral Device Engineer (Semiconductors)
224Β 970 - 317Β 600$
6 Π΄Π½Π΅ΠΉ Π½Π°Π·Π°Π΄
Memory Silicon Validation Engineer
109Β 700 - 175Β 500$
5 Π΄Π½Π΅ΠΉ Π½Π°Π·Π°Π΄
Sr. Logic Design Engineer (RTL)
141Β 910 - 200Β 340$
4 Π΄Π½Ρ Π½Π°Π·Π°Π΄
CPU Circuit Memory Design Engineer (VLSI)
220Β 920 - 311Β 890$