1 день назад
DFT Digital Design Engineer (Semiconductor)
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
DFT Digital Design Engineer (Semiconductor): Supporting the implementation and integration of Design for Test structures for complex SoC and semiconductor products with an accent on scan, MBIST, Boundary Scan, Logic BIST, test compression, ATPG, and DfT verification. Focus on analyzing fault coverage, debugging DfT issues across the design and silicon lifecycle, and developing automation for efficient semiconductor test flows.
Location: Hamburg, Germany
Company
develops semiconductor technologies and complex SoC products.
What you will do
- Support DfT implementation and integration for complex SoC and semiconductor products.
- Contribute to scan, MBIST, Boundary Scan, Logic BIST, test compression, ATPG, fault simulation, and DfT verification activities.
- Analyze fault coverage and test results and debug issues during design, verification, silicon bring-up, characterization, and yield improvement.
- Collaborate with Design, Verification, Physical Design, Product Engineering, and Test Engineering teams.
- Develop scripts and automation to improve DfT productivity and flow efficiency.
- Maintain DfT documentation, implementation guidelines, methodologies, and design standards.
Requirements
- Bachelor’s or Master’s degree in Electrical Engineering, Electronic Engineering, Computer Engineering, Computer Science, or a related field.
- Understanding of digital design fundamentals, RTL design, Verilog/SystemVerilog, computer architecture, and finite state machines.
- Basic knowledge of CMOS design, semiconductor manufacturing, ASIC/SoC design flows, and manufacturing test methodologies.
- Exposure to scan architecture, ATPG, fault models, MBIST, IEEE 1149.1/JTAG, Logic BIST, test compression, and DfT verification.
- Familiarity with simulation, waveform analysis, timing, synthesis, physical design, Linux/Unix, scripting, and EDA tools.
- Strong analytical, debugging, communication, collaboration, and problem-solving skills, with a willingness to learn under senior-engineer mentorship.
Culture & Benefits
- Cross-functional collaboration in a dynamic semiconductor development environment.
- Opportunities for technical mentorship and continuous learning.
- Work focused on semiconductor test technologies, product quality, reliability, and continuous improvement.
- Security-related responsibilities may require a conscious and reliable working style and participation in security certification activities.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
7 часов назад
DFT Intern (ASIC)
2 дня назад
Senior Staff Digital Design Engineer (RAIN RFID)
158 700 - 238 100$
24 часа назад
DFT Lead Engineer (ASIC)
143 800 - 230 000$
3 дня назад
IC Design Engineer (DFT)
5 дней назад
DFT Engineer/Leader (ASIC)
8 часов назад
Design For Testability (DFT) Engineer (ASIC)
150 000 - 275 000$