Назад
Company hidden
1 день назад

EDA Tools SW Engineer (Semiconductor)

173 660 - 330 340$
Формат работы
hybrid
Тип работы
fulltime
Грейд
lead
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify RU Global, списка компаний с восточно-европейскими корнями
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

EDA Tools SW Engineer (Semiconductor): Leading the development of ASIC tools, flows, and physical verification runsets for hirify.global Foundry with an accent on customer enablement and design-kit leadership. Focus on driving technical solutions for tape-in verification, IP sign-off, and optimizing PDK components for advanced technology nodes.

Location: Hybrid (US: Oregon, Arizona, California, or Texas)

Salary: $173,660.00 - $330,340.00 USD

Company

hirify.global is a global leader in semiconductor manufacturing and design, providing cutting-edge technology platforms for the marketplace.

What you will do

  • Lead a high-performing engineering team focused on ASIC tools, flows, and physical verification.
  • Collaborate with cross-functional teams and EDA vendors to deliver high-quality customer solutions.
  • Drive solutions for Physical verification/runsets, Tape-in Verification, and IP sign-off.
  • Set priorities and drive execution across organizational boundaries to meet schedule, quality, and cost targets.
  • Provide technical leadership, mentoring, and coaching to engineers within the Design Enablement organization.

Requirements

  • BS in Electrical/Computer Engineering (10+ years exp), MS (8+ years), or PhD (6+ years).
  • Must be based in the US (eligible sites in Oregon, Arizona, California, or Texas).
  • 6+ years of experience in technical management or leading medium-sized teams.
  • Expertise in Test chip physical verification, tape-in, and advanced foundry process technology.
  • In-depth knowledge of ASIC/Physical Design or Physical Verification in advanced technology nodes.

Nice to have

  • Experience in advanced-node semiconductor design and verification methodologies.
  • Proven track record of resolving complex design and technology challenges with external stakeholders.

Culture & Benefits

  • Competitive total compensation package including pay and stock bonuses.
  • Comprehensive benefit programs covering health, retirement, and vacation.
  • Hybrid work model allowing split time between on-site and off-site work.
  • Inclusive and collaborative work environment focused on continuous improvement.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →