Вакансия из Hirify Global, списка международных tech-компаний Для мэтча и отклика нужен Plus
Пожаловаться
Зарплата и рынок
Мало
$145к-165к/год
$160к$190кмедиана$210к
По похожим ролям (50) ~ $190к/год
На СНГ рынке: $1.9к/мес ($1.8к - $3к)
78
Хорошая вакансия
развернуть
Качественная роль в растущем домене AI-инфраструктуры с очень четким кругом задач, хотя оплата чуть ниже рыночной медианы для такого уровня экспертизы.
Кликните для подробной информации
Ниже рынка по зпСовременный стекТрендовый доменПонятные задачиПотенциал роста
Оценка от Hirify AI
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Подключить Plus
Описание вакансии
Текст:
Hirify AI/Оригинал
TL;DR
Senior Failure Analysis Engineer (DRAM): Leading failure analysis and reliability testing for high-speed DDR4, DDR5, and HBM memory modules and subsystems with an accent on signal integrity, power integrity, system-level debugging, and burn-in methodology. Focus on identifying chip-, module-, and system-level root causes, optimizing BIOS and memory-controller behavior, analyzing high-frequency waveforms, and mentoring engineers.
Location: Newark, California, United States; occasional travel to customer sites and industry events.
Salary: $145,000–$165,000 base pay annually; bonus-eligible.
Company
hirify.global develops and delivers AI factory platforms, infrastructure software, advanced memory, compute systems, and high-performance enterprise solutions.
What you will do
Lead complex failure analysis of DRAM modules and memory subsystems using high-speed signal-integrity tools and oscilloscopes.
Determine chip-, module-, and system-level root causes and present findings to technical and leadership audiences.
Design and execute system-level debugging strategies involving memory-controller interactions, BIOS tuning, and DIMM register settings in server and cloud environments.
Investigate performance bottlenecks, intermittent failures, and memory errors related to power integrity, signal integrity, and thermal stress.
Develop advanced stress-testing and burn-in strategies for high-performance DRAM modules.
Produce 8D failure-analysis reports, drive product and process improvements, and mentor junior engineers as a technical lead in cross-functional teams.
Requirements
Bachelor’s degree in Electrical Engineering or a related field.
5+ years of experience in DRAM module burn-in, stress testing, and failure analysis.
Expert-level understanding of high-speed DDR4, DDR5, and HBM memory interfaces and advanced signal- and power-integrity concepts.
Experience solving complex problems and performing root-cause failure analysis in high-performance computing environments.
Mastery of server memory modules and system-level debugging in Linux and Windows environments.
Expertise with high-frequency test equipment, including oscilloscopes.
Strong proficiency applying generative AI tools and agentic frameworks to real-world business problems.
Advanced proficiency in data analysis and scripting with Python, Perl, or similar tools.
Deep knowledge of JEDEC reliability standards, ECC error handling, and memory RAS features.
Extensive experience with BIOS tuning, memory-controller optimization, and DRAM memory-training algorithms; excellent communication, interpersonal, and leadership skills.
Nice to have
Master’s degree.
Culture & Benefits
Collaborative environment focused on innovation, ownership, continuous learning, and servant leadership.
Medical, dental, and vision benefits.
401(k) savings plan, paid time off, life insurance, and employee assistance plan.
Inclusive workplace committed to equal opportunity and belonging.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →