обновлено 11 дней назад
Physical Design Engineer (AI/ML)
129 400 - 207 000$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Physical Design Engineer (AI/ML): Taking RTL through synthesis, physical design, verification, timing closure, and silicon tape-out for PCIe switch and enterprise storage products with an accent on top-level physical design, clock-tree implementation, and advanced timing analysis. Focus on floorplanning, place and route, EM/IR analysis, flow development, and solving complex timing and skew-balancing challenges.
Location: Colorado Springs, Colorado, USA; in-person work required with no remote option
Annual base salary: USD 129,400–207,000, plus discretionary bonus and equity opportunities.
Company
develops semiconductor and infrastructure technology, including PCIe switch and enterprise storage products for data center environments.
What you will do
- Execute physical design, synthesis, physical verification, and timing closure from RTL through silicon tape-out.
- Set up and synthesize RTL while developing physical design flows and methodologies.
- Perform top-level static timing analysis, EM/IR analysis, floorplanning, layout, and place-and-route activities.
- Develop clock trees, including custom clock-tree implementation, insertion-delay reduction, and skew balancing.
- Collaborate with IC design and RTL engineers on next-generation PCIe switch and enterprise storage products.
Requirements
- Must work in person at the Colorado Springs site; remote work is not allowed.
- Bachelor’s degree in Electrical Engineering or Electronics Engineering.
- 12+ years of relevant physical design experience, including the complete RTL-to-tape-out cycle.
- Experience with TCL or Perl scripting and related EDA tools.
- Strong verbal and written communication skills.
Culture & Benefits
- Medical, dental, and vision insurance.
- 401(k) plan with company matching and an Employee Stock Purchase Program.
- Company-paid holidays, paid sick leave, vacation time, and applicable paid family leave.
- Eligibility for a discretionary annual bonus, competitive new-hire equity, and annual equity awards.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
12 дней назад
Principal Physical Design Engineer (AI Infrastructure)
185 000 - 240 000$
12 дней назад
Principal ASIC Physical Design Engineer (Space)
190 000 - 280 000$
12 дней назад
Principal Digital Design Engineer (AI Infrastructure)
185 000 - 230 000$
12 дней назад
Principal Digital Design Engineer (PCIe)
185 000 - 230 000$
12 дней назад
RTL Design Engineer (CPU)
91 150 - 172 860$
12 дней назад
Principal / Sr. Principal Digital Design Engineer (AI)
185 000 - 230 000$