5 дней назад
RTL Design Engineer (CPU)
91 150 - 172 860$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
RTL Design Engineer (CPU): Developing and optimizing RTL logic designs for next-generation CPU components and IP blocks with an accent on architecture, microarchitecture, power, performance, area, and timing. Focus on resolving RTL test failures, refining verification plans, documenting CPU specifications, and integrating processor blocks into larger SoC designs.
Location: Hybrid work model with on-site attendance at sites in Austin, Texas; Phoenix, Arizona; or Hillsboro, Oregon, United States.
Annual salary: $91,150–$172,860 USD
Company
develops processors and computing technologies spanning AI, analytics, and cloud-to-edge applications.
What you will do
- Develop logic designs and RTL code for CPU components, cell libraries, functional units, and CPU IP blocks.
- Define and optimize CPU architecture and microarchitecture features for power, performance, area, and timing.
- Write RTL and prepare designs for physical implementation while maintaining design integrity.
- Review verification plans and tests, resolve failing RTL tests, and implement corrective measures.
- Document microarchitectural specifications and support SoC customers with CPU block integration.
Requirements
- Bachelor’s degree in Electrical or Computer Engineering or a related STEM field.
- At least 3 months of experience in CPU logic design, computer architecture or microprocessors, digital design or RTL coding, Verilog/SystemVerilog or VHDL, and scripting languages.
- Coursework, projects, and internships may count as experience and must be listed on the resume.
- Strong written and verbal communication, presentation, collaboration, and problem-solving skills.
- Ability to work in a hybrid model with on-site attendance at an assigned US site.
Nice to have
- Master’s degree or PhD with at least one year of experience.
- Knowledge of low-power logic design, high-frequency optimization, RTL verification, and simulation methodologies.
- Experience with floating-point units, branch prediction, cache design, RISC-V, Architecture ISA, or x86 assembly.
- Knowledge of high-speed circuit design, datapath circuits, timing convergence, and advanced design techniques.
Culture & Benefits
- Hybrid work model combining on-site and off-site work.
- Health, dental, retirement, and vacation benefits.
- 14 paid holidays, three weeks of paid vacation, and a four-week paid sabbatical every four years.
- Five annual performance-dependent bonuses and an employee stock purchase program.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
10 дней назад
Principal IC Design Engineer (DRAM)
129 400 - 207 000$
11 дней назад
Lead Design Engineer (SoC)
11 дней назад
Principal Design Engineer (SoC)
5 дней назад
Principal Digital Design Engineer (PCIe)
185 000 - 230 000$
11 дней назад
Senior Digital / Mixed-Signal IC Design or Verification Engineer (AI)
109 700 - 175 500$
7 дней назад