Назад
Company hidden
2 дня назад

Senior Clock Architecture & Design Engineer (Semiconductor)

141 910 - 269 100$
Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify RU Global, списка компаний с восточно-европейскими корнями
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Senior Clock Architecture & Design Engineer (Semiconductor): Developing clocking architecture for next-generation flagship CPUs with an accent on high-frequency distribution networks and custom circuit design. Focus on optimizing clock tree synthesis flows, collaborating with cross-functional teams, and pushing performance boundaries on advanced process nodes.

Location: On-site in Austin, TX or Hillsboro, OR

Salary: $141,910–$269,100 USD

Company

A global leader in semiconductor technology and computing innovation.

What you will do

  • Architect and implement sophisticated clock distribution networks for high-frequency flagship CPU designs.
  • Develop and optimize advanced clock tree synthesis (CTS) flows for complex, multi-billion transistor designs.
  • Design breakthrough custom circuits and library cells to enhance processor performance and power efficiency.
  • Collaborate with architecture, physical design, and validation teams to deliver industry-leading silicon solutions.
  • Interface with EDA vendors to shape the future of design automation tools.
  • Provide technical guidance and mentorship within project teams.

Requirements

  • Bachelor's in Electrical/Computer Engineering with 5+ years of experience, or Master's with 3+ years, or PhD with 1+ year.
  • Must be based in the US (Austin, TX or Hillsboro, OR).
  • Proven experience in physical design, clock tree synthesis (CTS), and static timing analysis.
  • Strong background in custom circuits, transistor-level design, and SPICE simulations.
  • Proficiency in industry-standard scripting languages.

Nice to have

  • Hands-on experience in high-frequency custom clock network design on leading-edge technology nodes.
  • Expertise in clocking architecture, PLL/DLL architecture, and design.
  • Experience in timing constraint adaptation and timing closure methodologies.
  • Expertise in full-chip design tools and flows.

Culture & Benefits

  • Competitive total compensation package including pay and stock bonuses.
  • Comprehensive health, retirement, and vacation benefit programs.
  • Opportunity to work on flagship products that define industry standards.
  • Collaborative environment with access to world-class industry experts.
  • Commitment to ethical hiring practices and RBA compliance.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →