ΠΎΠ±Π½ΠΎΠ²Π»Π΅Π½ΠΎ 2 ΡΠ°ΡΠ° Π½Π°Π·Π°Π΄
Lead Design Engineer - Physical Design
ΠΡΡΡ & Π‘ΠΎΠΏΡΠΎΠ²ΠΎΠ΄
ΠΠ»Ρ ΠΌΡΡΡΠ° Ρ ΡΡΠΎΠΉ Π²Π°ΠΊΠ°Π½ΡΠΈΠ΅ΠΉ Π½ΡΠΆΠ΅Π½ Plus
ΠΠΏΠΈΡΠ°Π½ΠΈΠ΅ Π²Π°ΠΊΠ°Π½ΡΠΈΠΈ
Π’Π΅ΠΊΡΡ:
TL;DR
Lead Design Engineer - Physical Design (DDR PHY IP): Implementing high-speed digital DDR PHY IP physical design and developing scripts and tools to improve physical design flows with an accent on floorplanning, clock tree synthesis, timing analysis, and PPA optimization. Focus on solving design issues, creating checks to prevent recurring problems, and implementing optimal parameters and flows across advanced process nodes.
Location: Shanghai, China
Company
develops high-performance technology products using advanced semiconductor process nodes and design methodologies.
What you will do
- Implement high-speed digital DDR PHY IP physical design.
- Develop scripts and tools to improve the physical design flow.
- Complete physical design tasks for product projects and resolve design issues.
- Create flow checks to identify and prevent recurring design problems.
- Analyze PPA optimization methodologies and results across projects.
- Implement optimal design parameters and flows for different products.
Requirements
- Bachelorβs degree with at least 4 years of experience, or masterβs degree with at least 2 years of experience.
- Experience in digital physical design, including floorplanning, clock tree synthesis, static timing analysis, physical verification, and power analysis.
- Background in circuits, electronics, and physics, with willingness to learn advanced process nodes and design methodologies.
- Proficiency in scripting languages such as Perl, C shell, TCL, Makefile, or Python.
- Familiarity with EDA tools such as Innovus, ICC, Calibre, Tempus, and PrimeTime.
Culture & Benefits
- Work on high-performance products using advanced semiconductor technologies.
- Gain experience with process nodes from TSMC and Samsung, including 2nm, 3nm, 4nm, 5nm, 7nm, and other nodes.
- Apply advanced physical design methodologies to challenging projects.
ΠΡΠ΄ΡΡΠ΅ ΠΎΡΡΠΎΡΠΎΠΆΠ½Ρ: Π΅ΡΠ»ΠΈ ΡΠ°Π±ΠΎΡΠΎΠ΄Π°ΡΠ΅Π»Ρ ΠΏΡΠΎΡΠΈΡ Π²ΠΎΠΉΡΠΈ Π² ΠΈΡ ΡΠΈΡΡΠ΅ΠΌΡ, ΠΈΡΠΏΠΎΠ»ΡΠ·ΡΡ iCloud/Google, ΠΏΡΠΈΡΠ»Π°ΡΡ ΠΊΠΎΠ΄/ΠΏΠ°ΡΠΎΠ»Ρ, Π·Π°ΠΏΡΡΡΠΈΡΡ ΠΊΠΎΠ΄/ΠΠ, Π½Π΅ Π΄Π΅Π»Π°ΠΉΡΠ΅ ΡΡΠΎΠ³ΠΎ - ΡΡΠΎ ΠΌΠΎΡΠ΅Π½Π½ΠΈΠΊΠΈ. ΠΠ±ΡΠ·Π°ΡΠ΅Π»ΡΠ½ΠΎ ΠΆΠΌΠΈΡΠ΅ "ΠΠΎΠΆΠ°Π»ΠΎΠ²Π°ΡΡΡΡ" ΠΈΠ»ΠΈ ΠΏΠΈΡΠΈΡΠ΅ Π² ΠΏΠΎΠ΄Π΄Π΅ΡΠΆΠΊΡ. ΠΠΎΠ΄ΡΠΎΠ±Π½Π΅Π΅ Π² Π³Π°ΠΉΠ΄Π΅ β
ΠΠΎΡ ΠΎΠΆΠΈΠ΅ Π²Π°ΠΊΠ°Π½ΡΠΈΠΈ
7 Π΄Π½Π΅ΠΉ Π½Π°Π·Π°Π΄
Senior Engineer I-Physical Design (VLSI)
6 Π΄Π½Π΅ΠΉ Π½Π°Π·Π°Π΄
Physical IC Design Engineer (AI/ML)
143Β 800 - 230Β 000$
4 Π΄Π½Ρ Π½Π°Π·Π°Π΄
Staff Engineer, Physical Design
4 Π΄Π½Ρ Π½Π°Π·Π°Π΄
ASIC Physical Design Engineer
148Β 900 - 276Β 500$
6 Π΄Π½Π΅ΠΉ Π½Π°Π·Π°Π΄
Physical Design Engineer (Semiconductors)
5 Π΄Π½Π΅ΠΉ Π½Π°Π·Π°Π΄