Назад
Company hidden
обновлено 8 дней назад

Senior Engineer I-Physical Design (VLSI)

Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
France
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
Senior Engineer I-Physical Design (VLSI): Implementing physical design for 32-bit mixed-signal microcontrollers and wireless-enabled microcontrollers with an accent on floorplanning, placement optimization, clock tree synthesis, routing, and physical verification. Focus on timing closure, multi-voltage island floorplans, low-power methodologies, flow automation, and delivering verification-clean designs.

Location: Nantes, France; travel required 0%–25%

Company

hirify.global is a global semiconductor technology company developing products including 32-bit mixed-signal microcontrollers and microcontrollers with integrated wireless radios.

What you will do

  • Implement physical design activities including floorplanning, placement optimization, clock tree synthesis, routing, crosstalk avoidance, EMIR, and physical verification.
  • Support timing closure, clock tree setup and debugging, synthesis, and general physical implementation procedures.
  • Design and support multi-voltage island-based floorplans and apply place-and-route and low-power methodologies.
  • Develop physical design flows and automation, including scripting-based implementation improvements.
  • Deliver physical-verification-clean designs, estimate die size, and obtain bond-out approval.
  • Collaborate with geographically distributed design and implementation teams, external vendors, and IP sources to resolve technical issues.

Requirements

  • Bachelor’s degree in Electrical or Electronics Engineering and a strong engineering background.
  • 5+ years of relevant physical design experience.
  • Strong understanding of VLSI and related concepts.
  • Understanding of logic synthesis and timing concepts, including setup, hold, and uncertainty.
  • Scripting skills in any programming language; TCL and Python are preferred.
  • Basic design knowledge of RTL coding in VHDL or Verilog.
  • Ability to work independently under local project lead or supervisor mentorship.
  • Excellent debugging and analytical skills.
  • Good verbal and written communication skills and strong interpersonal skills.

Culture & Benefits

  • Full-time position within a 17,000-member global organization.
  • Culture focused on trust, empowerment, respect, diversity, communication, employee development, and community.
  • Career-growth support through Leadership Passage Programs and employee development initiatives.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →