обновлено 7 дней назад
Senior Principal Digital IC Design Engineer
182 360 - 273 200$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Senior Principal Digital IC Design Engineer (Verilog/SystemVerilog): Designing and implementing micro-architecture and RTL for complex power-management integrated circuits used in high-speed interconnects for hyperscaler data centers with an accent on low-power design, timing, verification, and production-quality implementation. Focus on developing reusable IP, coordinating full-cycle design and verification, bringing up blocks on silicon, and mentoring digital design engineers.
Location: Santa Clara, California, United States
Salary: $182,360–$273,200 per year
Company
develops semiconductor solutions and high-performance mixed-signal ICs for enterprise, cloud, AI, and carrier data infrastructure.
What you will do
- Design, develop, verify, and document micro-architecture and RTL for complex power-management integrated circuits.
- Work with system and chip architects to deliver industrial-quality digital implementations.
- Participate in the full design cycle, including micro-architecture documentation, RTL coding, timing specifications, verification planning, and silicon lab bring-up.
- Create block micro-architecture and register specifications and maintain reusable IP.
- Review designs and verification execution with cross-functional teams and improve development methodologies.
- Supervise or mentor digital design engineers.
Requirements
- Bachelor’s degree in Computer Science, Electrical Engineering, or a related field with 12+ years of relevant experience; alternatively, a master’s degree with 10+ years or a PhD with 5+ years.
- Extensive experience with Verilog, SystemVerilog, synthesis, static timing analysis, low-power design, SpyGlass, RTL lint, and CDC quality checks.
- Hands-on scripting experience with Perl or Python.
- Demonstrated experience delivering production-quality designs on demanding schedules.
- Eligibility to access export-controlled technology and software under U.S. export control laws is required; an export license review may apply.
Nice to have
- Expertise in 802.3 standards and SerDes design.
- Hands-on experience with digital signal processing, error-correction codes, and physical-layer protocols.
Culture & Benefits
- Employee stock purchase plan with a two-year look-back.
- Family support programs for balancing work and home life.
- Mental and physical health resources.
- Recognition and service awards.
- Interview participation must be unaided by AI tools unless prior interviewer instruction permits them.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
12 дней назад
Principal Digital Design Engineer (PMIC)
12 дней назад
Senior Principal Engineer AI/ML
171 000 - 325 000$
12 дней назад
Senior CPU RTL Design Engineer
141 910 - 269 100$
8 дней назад
Engineer II - Digital ASIC Design
70 304 - 143 000$
8 дней назад
Engineer II - Digital ASIC Design
9 дней назад
IC Verification Engineer (SystemVerilog)
121 900 - 195 000$