8 дней назад
Principal Digital Design Engineer (PMIC)
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Principal Digital Design Engineer (PMIC): Leading the architecture, RTL design, verification, and implementation of next-generation mixed-signal power management ICs for automotive and industrial applications with an accent on digital control, diagnostics, low-power design, and silicon validation. Focus on developing complex Verilog/SystemVerilog architectures, driving formal and coverage-based verification, closing timing, and supporting silicon bring-up through production release.
Location: Chandler, United States — office-based
Company
develops semiconductor solutions, including power management ICs for automotive and industrial applications.
What you will do
- Lead digital architecture, RTL development, integration, synthesis, timing closure, low-power implementation, and production release for mixed-signal PMICs.
- Design digital control, monitoring, telemetry, diagnostics, configuration, protection, power sequencing, and fault management functions.
- Review product requirements, IP architecture, microarchitecture, interfaces, implementation plans, and design specifications.
- Drive verification strategy using simulation, formal verification, assertions, coverage analysis, regression management, and test planning.
- Support silicon debug, characterization, qualification, reliability validation, and production ramp activities.
- Mentor junior engineers and lead cross-functional collaboration across analog, verification, validation, SoC, systems, applications, and customer-facing teams.
Requirements
- Master’s degree in Electrical Engineering, Computer Engineering, or a related field.
- At least 12 years of experience in digital IC design and development, including technical leadership and architecture responsibilities.
- Expertise in RTL design with Verilog/SystemVerilog for complex digital and mixed-signal ICs.
- Strong knowledge of digital design fundamentals, finite state machines, clock-domain crossing, reset architecture, and low-power design.
- Experience with synthesis, static timing analysis, equivalence checking, DFT, physical implementation, UVM, assertions, formal verification, and coverage-driven verification.
- Proficiency with Cadence, Synopsys, and Siemens EDA tools, plus strong analytical, communication, and cross-functional leadership skills.
Nice to have
- Experience developing digital controllers for PMICs, power management systems, automotive electronics, or industrial applications.
Culture & Benefits
- Full-time position in an office-based engineering environment.
- Collaboration across multiple engineering, product, systems, and customer-facing functions.
- Equal opportunity employment and reasonable accommodations for qualified individuals with disabilities.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
12 дней назад
Project Design Lead (EX, AI)
188 760$
11 дней назад
Senior Design Verification Engineer (Digital)
130 000 - 200 000$
12 дней назад
Mixed Signal Design Verification Engineer
13 дней назад
Senior Staff Analog Design Engineer (Power Management ICs)
12 дней назад
Design Director (Analog/Mixed-Signal Power IC)
11 дней назад