Назад
Company hidden
обновлено 4 дня назад

IA Core Post Silicon Validation Engineer (Intel Architecture)

122 440 - 232 190$
Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
IA Core Post Silicon Validation Engineer (Intel Architecture): Validating Intel P-Core CPU products for Xeon Server platforms with an accent on post-silicon debug, core-level validation, and feature verification. Focus on developing validation plans, powering on first systems, using test generators and emulation, and identifying and debugging functional bugs.

Location: On-site in Austin, Texas, United States

Salary: $122,440–$232,190 per year

Company

hirify.global develops processors and other technology solutions for data centers, cloud customers, connectivity, and computing platforms.

What you will do

  • Perform core-level post-silicon validation for hirify.global P-Core CPU products used in Xeon Server platforms.
  • Develop validation plans and test generators for core-level validation.
  • Power on and validate the first systems built with new hirify.global CPUs.
  • Validate product features and identify, debug, and resolve functional bugs.
  • Apply emulation and other hardware-software validation techniques.
  • Collaborate across engineering groups and contribute to defining new hirify.global Architecture features.

Requirements

  • Bachelor’s degree in electrical or computer engineering or computer science with 6+ years of experience, or a master’s degree with 4+ years, or a PhD with 2+ years.
  • Experience with C++, Perl, or Python.
  • Knowledge of CPU architecture and assembly.
  • Experience with debugging.
  • Ability to work on-site in Austin, Texas, United States.

Nice to have

  • Machine Check Architecture (MCA).
  • Reliability, Availability, and Serviceability (RAS) or Soft Error Rate (SER).
  • Emulation experience.
  • Chip logical validation concepts and methodologies.

Culture & Benefits

  • Opportunities to develop expertise in validation architecture, hirify.global Architecture, and microarchitecture.
  • Hardware-software engineering experience with multiple tools, languages, and validation methodologies.
  • Competitive compensation with stock bonuses.
  • Health, retirement, and vacation benefits.
  • Emphasis on innovation, quality, communication, diversity, inclusion, education, and sustainability.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →