14 часов назад
Senior Staff Engineer, Design Verification (AI Accelerator)
189 000 - 301 000$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Senior Staff Engineer, Design Verification (AI Accelerator): Developing verification infrastructure and leading functional and performance validation for AI accelerator IP blocks with an accent on UVM, SystemVerilog, testbench automation, and system-level verification. Focus on defining verification strategies, closing quality metrics, debugging failures across hardware and software teams, and mentoring engineers.
Location: Daily onsite presence at the San Jose, California office in the United States
Base pay: $189,000–$301,000 USD per year
Company
develops technology solutions for smartphones, electric vehicles, hyperscale data centers, IoT devices, and AI/ML computing platforms.
What you will do
- Develop verification infrastructure and automation for builds, simulations, regressions, and triage.
- Lead verification for AI accelerator IP blocks in collaboration with architects and RTL engineers.
- Create direct and random testbenches, define verification scope and test plans, and validate functional and performance requirements.
- Close verification quality metrics and document verification strategies and reusable test environments.
- Debug failures cross-functionally with design, compiler, and simulation engineers.
- Mentor junior engineers when needed.
Requirements
- Bachelor’s degree with 15+ years, Master’s degree with 13+ years, or PhD with 10+ years of industry experience.
- Strong SoC or IP verification and testbench development experience using UVM, SystemVerilog, C/C++, and Perl or Python scripting.
- Experience verifying complex IP blocks, dies, SoCs, and complete systems from the ground up.
- Understanding of RTL, microarchitecture, computer architecture, and strong debugging skills, preferably involving AI accelerators.
- Strong analytical, problem-solving, communication, collaboration, and independent working skills.
- Ability to work onsite daily at the San Jose, California office.
Nice to have
- Experience with computational logic, interconnect networks, or memory systems.
- Knowledge of FPGA and emulation platforms.
Culture & Benefits
- Inclusive workplace focused on innovation, diversity, humility, kindness, and dedication.
- Medical, dental, vision, and 401(k) benefits.
- 4+ weeks of paid time off annually, plus holidays and sick leave.
- Family support including fertility and adoption stipends, medical travel support, and virtual veterinary care.
- Emotional wellness support, including confidential therapy sessions and wellness apps.
- Onsite café and gym, virtual fitness classes, charitable giving match, and flexible benefits.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
4 дня назад
Design Verification Engineer (SystemVerilog)
141 910 - 200 340$
2 дня назад
Principal Design Verification Engineer
158 600 - 317 800$
5 дней назад
Senior Design Verification Engineer (AI Hardware)
200 000 - 320 000$
17 часов назад
Design Verification Engineer (3D NAND)
121 280 - 194 100$
12 часов назад
Design Verification Engineer (ASIC)
7 дней назад
Associate Staff CAD Engineer - Physical Verification (AI)
124 600 - 231 400$