Назад
Company hidden
5 дней назад

Layout Design Intern (Summer 2026)

4 000 - 5 440$
Формат работы
onsite
Тип работы
fulltime
Грейд
trainee
Английский
b2
Страна
Canada
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Layout Design Intern (Summer 2026) (Analog/Mixed-Signal): Contribute to layout feasibility studies and develop custom layouts for high-speed analog and mixed-signal blocks with an accent on floorplanning, placement, routing, and physical verification. Focus on executing DRC, LVS, EM, and IR drop analysis to ensure layout quality and collaborating with circuit designers to resolve risks early.

Location: Ottawa

Salary: $25.00 – $34.00 hourly

Company

Global leader in high-speed connectivity and optical fiber transmission solutions, pioneering innovations in broadband fiber-optic modems.

What you will do

  • Contribute to layout feasibility studies with senior analog designers, evaluating trade-offs and strategies for high-speed circuits
  • Develop custom layouts for analog and mixed-signal blocks using structured methodologies for floorplanning, placement, and routing
  • Execute physical verification including DRC, LVS, EM, and IR drop analysis
  • Explore new layout tool features and processes to improve efficiency
  • Collaborate with circuit designers and layout engineers to identify and resolve risks
  • Provide status updates and participate in team meetings and design discussions

Requirements

  • Currently pursuing a degree in Electrical Engineering or related field
  • Hands-on experience with custom analog and mixed-signal layout in deep sub-micron CMOS technologies
  • Strong understanding of layout techniques: floorplanning, device matching, parasitic minimization, shielding, electromigration, IR drop
  • Experience creating layouts for analog/mixed-signal blocks like op-amps or current mirrors
  • Familiarity with semiconductor processes and foundry design rules
  • Experience with Cadence Virtuoso and Siemens Calibre; ability to debug DRC/LVS reports

Nice to have

  • Exposure to high-speed data converter or PLL layout
  • Familiarity with BiCMOS technologies
  • Scripting with PERL or SKILL for layout automation
  • Experience in cross-functional hardware teams
  • Strong analytical skills for layout-sensitive structures

Culture & Benefits

  • Flexible work environment prioritizing growth, well-being, and belonging
  • Access to Employee Assistance Program (EAP)
  • Company-paid holidays, paid sick leave, and vacation pay as required by law
  • Collaborative, high-performance team environment

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →