Назад
Company hidden
4 часа назад

Analog Mixed Signal Design Engineer

129 740 - 183 170CAD
Формат работы
remote (только Canada)
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
Canada
Вакансия из списка Hirify.GlobalВакансия из Hirify RU Global, списка компаний с восточно-европейскими корнями
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Senior Mixed Signal Design Engineer (Mixed-Signal): Drive static timing analysis and design closure for next-generation mixed-signal IP with an accent on analog-digital interfaces, verification, and behavioral modeling. Focus on optimizing simulations using Cadence ADE, debugging complex testbenches, and advancing verification methodologies with scripting and AI.

Location: Virtual Canada (must live and work from Canada; future hybrid in Toronto office requiring at least 4 days/week on-site once operational; occasional site visits)

Salary: CAD 129,740–183,170 annually

Company

hirify.global's Central Engineering Group developing scalable solutions for IP, custom ASIC, and foundry enablement.

What you will do

  • Lead static timing analysis execution, timing optimization, and constraint development for mixed-signal designs
  • Execute analog circuit design tasks including simulations, testbench development, and schematic optimization with Cadence ADE
  • Perform mixed-signal verification, analyze results for power, performance, and reliability
  • Debug and resolve issues in testbenches and simulations; conduct root-cause analysis
  • Develop behavioral models and contribute to verification flow enhancements and automation
  • Collaborate with analog designers, digital architects, RTL, and physical design teams

Requirements

  • Must live and work from Canada
  • Bachelor's degree in Electrical/Computer Engineering or STEM field + 2+ years industry experience
  • 2+ years mixed-signal verification and driving methodology changes
  • 2+ years scripting (e.g., Python) for automation
  • Strong analytical, problem-solving, and communication skills

Nice to have

  • Post-graduate degree in Electrical/Computer Engineering or STEM
  • Experience with SerDes, PLLs, static timing analysis, Cadence ADE
  • Analog behavioral modeling (Verilog-A, SystemVerilog)
  • Script development and automation using AI
  • Mixed-signal design principles and analog-digital interfaces

Culture & Benefits

  • Collaborative, fast-paced environment
  • Hybrid work model post-office setup
  • Opportunities to innovate in verification methodologies
  • Focus on work-life balance and accessibility accommodations

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →