обновлено 14 часов назад
Senior Staff Design Engineer (Digital IC)
134 390 - 201 300$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Senior Staff Design Engineer (Digital IC): Designing, verifying, and debugging high-speed digital IC and customer computing IPs with an accent on RTL design, signal processing, NAND flash controllers, and timing optimization. Focus on synthesis, static timing, CDC and lint checks, power analysis, design reviews, and silicon debugging.
Location: Santa Clara, California, United States
Salary: $134,390–$201,300 per year
Company
develops semiconductor solutions and data infrastructure technologies for enterprise, cloud, AI, and carrier architectures.
What you will do
- Design, develop, modify, verify, and debug high-speed digital designs for customer computing IPs.
- Develop signal processing and NAND flash controller IPs for data storage.
- Create RTL designs using SystemVerilog and support synthesis and timing closure.
- Perform static timing, CDC, lint, and power analysis.
- Participate in design reviews, silicon debugging, documentation, and user specification support.
Requirements
- Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a similar field.
- 10+ years of experience in digital IC design.
- Experience with RTL design using SystemVerilog, timing closure, power analysis, and CDC checks.
- Architecture-level thinking, strong problem-solving skills, teamwork, and ownership of assigned subsystems and tasks.
- Eligibility to access export-controlled technology and software under U.S. export control regulations is required; an export license review may apply.
Culture & Benefits
- Join a digital IC design group of approximately seven people working on customer computing, signal processing, and data storage IPs.
- Employee stock purchase plan with a two-year look-back.
- Family support programs and mental and physical health resources.
- Recognition and service awards.
- Full-time employee benefits supporting financial well-being, family support, health, and recognition.
Hiring process
- Interviews evaluate individual experience, problem-solving, thought process, and communication skills.
- Use of AI tools, transcription applications, automated answer generators, or note-taking bots during interviews is prohibited.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
19 часов назад
Lead RTL Design Engineer (IoT/AI)
160 000 - 250 000$
2 часа назад
Sr Principal Engineer Design, CPU Microarchitecture & RTL Design (RISC-V)
188 000 - 325 000$
17 часов назад
Staff RTL Design Engineer - CPU LS/PF/MMU (RISC-V)
178 848 - 218 592$
19 часов назад
Senior Staff RTL Design Engineer - CPU Frontend (RISC-V)
205 740 - 251 460$
7 дней назад
Mixed Signal Logic Design Engineer
164 470 - 232 190$
16 часов назад
Power Management Design Engineer (RISC-V)
158 760 - 194 040$