Назад
Company hidden
6 часов назад

Sr. DFT Design Engineer (Machine Learning Acceleration)

159 200 - 215 300$
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Sr. DFT Design Engineer (ASIC/ML): Designing and optimizing Design for Test (DFT) architectures for custom machine learning SoCs with an accent on test quality, area efficiency, and silicon bring-up. Focus on implementing ATPG, JTAG, and MBIST solutions and managing high-quality DFT implementation from RTL to final silicon.

Location: USA, TX, Austin

Salary: $159,200 - $215,300

Company

hirify.global AI (Annapurna Labs) develops high-performance custom silicon and hardware acceleration for AWS Machine Learning servers.

What you will do

  • Define and develop state-of-the-art DFT architectures for advanced technology nodes.
  • Implement highly efficient DFT solutions in close collaboration with block designers and the physical design team.
  • Coordinate with cross-functional stakeholders (PD, Architecture, and Product Engineering) to align goals and schedules.
  • Mentor junior engineers through technical guidance, methodology training, and code reviews.
  • Manage project deliverables and timelines from RTL stage through to silicon bring-up.

Requirements

  • Bachelor's degree in Electrical Engineering, Computer Science, or a related field.
  • 5+ years of practical semiconductor ASIC design experience, including end-to-end ownership of major SOC blocks.
  • Proficiency in industry-standard DFT tools and practices, including ATPG, JTAG, and MBIST.
  • Experience developing automation scripts.
  • Must be based in or able to work from Austin, Texas.

Nice to have

  • Master's or Ph.D. degree in Electrical Engineering or related field.
  • Experience with RTL coding, debug, and PPA (performance, power, area) analysis.
  • Knowledge of SOC bring-up, post-silicon validation, and silicon debug.
  • Strong programming skills in Python, Perl, or Tcl.
  • Experience with STA constraints development and multi-clock design practices (CDC).

Culture & Benefits

  • Comprehensive health insurance including medical, dental, vision, and prescription coverage.
  • 401(k) matching.
  • Paid time off and parental leave.
  • Financial incentives including sign-on payments and restricted stock units (RSUs).
  • Inclusive culture with workplace accommodation support.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →