Назад
Company hidden
обновлено 1 день назад

Mixed Signal Logic Design Engineer

141 910 - 269 100$
Формат работы
onsite
Тип работы
fulltime
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify RU Global, списка компаний с восточно-европейскими корнями
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
Mixed Signal Logic Design Engineer: Shaping the future of high-speed and mixed signal IP designs at Intel with an accent on architecture and microarchitecture features, performance optimization, and design integrity. Focus on collaborating with cross-functional teams to achieve power, performance, and area goals, and resolving post-silicon issues.

Location: Must be on-site in the US, Oregon, Hillsboro. Additional locations include US, Arizona, Phoenix, US, California, Santa Clara.

Salary: $141,910.00-269,100.00

Company

hirify.global's data-driven organization that builds scalable engineering solutions across three pillars: Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (supporting top customers and validating technologies).

What you will do

  • Develop architecture and microarchitecture specifications for logic components and contribute to system architecture decisions.
  • Implement specifications/designs in RTL and coordinate the work of junior designers.
  • Develop behavioral models that represent analog and mixed-signal circuit blocks using SystemVerilog.
  • Run simulations and debug using logic, mixed-signal validation, and AMS simulation tools.
  • Support the physical design team in implementing designs, including synthesis and timing closure.
  • Work with pre-silicon and post-silicon validation teams to develop test plans and resolve issues.

Requirements

  • BS degree in Electrical Engineering or Computer Engineering or similar field of study with 4+ years relevant experience OR MS degree with 3+ years relevant experience.
  • Experience with standard digital design concepts such as FSM design techniques.
  • Experience with SystemVerilog.
  • Experience with computer architecture, analog design, ADC/DAC designs, communications theory, and/or microarchitecture design concepts.
  • Experience producing high-level architecture that meets internal and industry-standard specifications.
  • Comfortable working with a high level of independence.

Nice to have

  • BS degree in Electrical Engineering or Computer Engineering or similar field of study with 10+ years relevant experience OR MS degree with 8+ years relevant experience.
  • Able to work highly independently, guide other junior team members and make contributions that increase the productivity of the entire design team.
  • Excellent communication and interpersonal skills.
  • Knowledge of High-Speed I/O protocol stacks (UCIe, PCIe, USB, etc.).
  • Experience using AI tools as a productivity booster in all aspects of the IP design process.

Culture & Benefits

  • Competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation.
  • Committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices.
  • Do not charge any fees during our hiring process.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →