Назад
Company hidden
6 часов назад

Sr Staff Digital Design Engineer

135 900 - 201 130$
Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Sr Staff Digital Design Engineer: Design, develop, implement, verify, and document micro-architecture and RTL for complex power management integrated circuits with an accent on high-speed multiple clock domain designs and modern SoC architectures. Focus on full design cycle including RTL coding, synthesis, timing closure, formal verification, block-level testing, and silicon bring-up.

Location: US-CA - San Diego (onsite). Requires eligibility for U.S. export-controlled technology access (U.S. citizens, permanent residents, or protected individuals).

Salary: $135,900 - $201,130 per annum

Company

hirify.global’s semiconductor solutions are essential building blocks for data infrastructure in enterprise, cloud, AI, and carrier architectures.

What you will do

  • Design, develop, implement, verify, and document micro-architecture and RTL for complex power management ICs.
  • Collaborate with system and chip architects for high-quality implementations.
  • Participate end-to-end in design cycle: micro-architecture docs, RTL coding, timing specs, verification test plans, silicon bring-up, and IP maintenance.
  • Produce comprehensive block uArchitecture and register specifications.
  • Schedule and conduct detailed reviews with cross-functional teams.
  • Improve design and verification methodologies.

Requirements

  • Bachelor’s in Computer Science, Electrical Engineering or related + 5-10+ years experience (or Master’s/PhD + 3-5+ years).
  • Strong SystemVerilog RTL coding; high-speed, multi-clock domain designs.
  • Modern SoC architectures, interfaces (AXI, DDR, Ethernet, PCIe); micro-architecture for ASIC with Chip I/O, shared memory, embedded processors.
  • RTL design, synthesis, static-timing closure, formal verification, gate-level sims, block verification; implementation/timing for high-speed.
  • SVA assertions, formal verification tools; scripting (Python, Perl, Tcl, UNIX shell desirable).
  • Technical leadership, communication, documentation, cross-site collaboration.

Culture & Benefits

  • Comprehensive benefits: financial well-being (employee stock purchase plan), family support, mental/physical health resources, recognition awards.
  • Opportunity to build and shape new San Diego design team culture and technical direction.
  • Focus on purposeful innovation in AI, XPU, custom SoC for strategic customer programs.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →