обновлено 5 дней назад
Senior Staff CAD Engineer (Multi-die 3DIC & Power)
127 630 - 191 200$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Senior Staff CAD Engineer (Multi-die 3DIC & Power) (ASIC/CAD): Develop and maintain next-generation CAD flows and methodologies for multi-die design and power analysis with an accent on 2.5D/3D/3.5D die stacking, advanced packaging, and RTL-to-GDS implementation. Focus on automating CAD flows with TCL and Python, integrating EDA tools, and analyzing inter-die extraction, signal integrity, power, timing, and thermal behavior.
Location: Santa Clara, CA, United States. Applicants must be eligible to access technology and software subject to U.S. export control laws; export license review may be required before employment.
Salary: $127,630–$191,200 per annum
Company
develops semiconductor solutions for enterprise, cloud, AI, and carrier data infrastructure.
What you will do
- Develop and maintain CAD flows and methodologies for multi-die design and power analysis across business units.
- Deploy, support, and run regressions for CAD flows.
- Collaborate with infrastructure teams to integrate flows into the broader CAD framework.
- Explore agentic AI/ML tools and projects for CAD automation.
- Engage weekly with external partners and internal customers on product requirements and EDA tool development.
- Track industry trends, participate in industry events, and contribute to methodology and workflow innovation.
Requirements
- Bachelor’s degree in Computer Science, Electrical Engineering, or a related field with 5+ years of relevant experience, or a Master’s degree/PhD with 3–5 years of experience.
- 3+ years of hands-on physical design and flow development in an ASIC RTL-to-GDS environment.
- Strong proficiency in TCL and Python scripting for CAD flow development.
- Experience with multi-die design, including 2.5D/3D/3.5D die stacking, floorplanning, SOIC hybrid bonding, inter-die extraction, and multi-die analysis.
- Experience with advanced packaging technologies such as CoWoS, EMIB, PIVR, and COUPE, plus interposer routing and SI/PI analysis.
- Experience with power analysis, including RTL power estimation and optimization, clock-gating efficiency, ASIC block power, glitch power, and UPF.
Nice to have
- Experience with 3DIC Compiler, Integrity 3DIC, Fusion Compiler, Innovus, PrimePower, PP-RTL, Empower, Joules, or PowerArtist.
Culture & Benefits
- Agile environment focused on continuous learning, innovation, and collaboration.
- Employee stock purchase plan with a two-year lookback.
- Family support programs and mental and physical health resources.
- Recognition and service awards.
- Comprehensive benefits supporting financial well-being, family support, health, and recognition.
Hiring process
- Interviews assess individual experience, thought process, and communication skills in real time.
- Use of AI tools during interviews is prohibited unless explicitly authorized.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
4 дня назад
ASIC Physical Design Engineer
148 900 - 276 500$
2 дня назад
Physical Design Engineer (2.5D/3D IC)
143 800 - 230 000$
5 дней назад
Director, Silicon Design Engineering (Physical Design Timing)
220 920 - 311 890$
6 дней назад
Senior Custom ASIC Engineering Lead (ASIC)
143 800 - 230 000$
6 дней назад
Physical IC Design Engineer (AI/ML)
143 800 - 230 000$
4 часа назад