Назад
Company hidden
20 часов назад

Senior Logic Design Engineer (Embedded)

141 910 - 269 100$
Формат работы
hybrid
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify RU Global, списка компаний с восточно-европейскими корнями
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Senior Logic Design Engineer (Embedded): Developing next-generation IP blocks and silicon solutions with an accent on RTL coding, microarchitecture definition, and high-performance logic integration. Focus on optimizing power, performance, area (PPA), and timing goals while ensuring seamless SoC integration and verification for complex processor subsystems.

Location: Must be based in Santa Clara, California, with a hybrid work model

Salary: $141,910–$269,100

Company

hirify.global is a global leader driving cutting-edge innovation to transform technology through scalable silicon engineering and high-performance computing solutions.

What you will do

  • Develop RTL coding and logic design for IP blocks and subsystems integrated into full chip designs.
  • Define and implement architecture and microarchitecture features for hardware components.
  • Optimize design logic to achieve specific power, performance, area, and timing targets.
  • Review verification plans and resolve issues in failing RTL tests.
  • Collaborate with cross-functional teams to integrate security threat models and best practices.
  • Validate IP blocks through collaboration with providers to ensure seamless SoC functionality.

Requirements

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related STEM field required.
  • 6+ years of professional experience in RTL design and System Verilog.
  • 2+ years of experience with AMBA protocols and coherent protocols like CHI.
  • Experience in hardware design including state machines, control units, and network-on-chip architectures.
  • Proficiency with front-end design flows including synthesis, static timing analysis (STA), or Spyglass checks.

Nice to have

  • Postgraduate degree in a relevant technical field.
  • Experience with high-speed interconnects and In-Die Interface (IDI) protocol.
  • Proficiency in Python or Perl scripting for design automation.

Culture & Benefits

  • Competitive base pay supplemented by stock bonuses.
  • Comprehensive benefit programs including health, retirement, and vacation coverage.
  • Hybrid work model offering flexibility between on-site and remote work.
  • Opportunities to drive innovation within a data-driven engineering organization.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →

Текст вакансии взят без изменений

Источник - загрузка...