Назад
Company hidden
4 дня назад

Dft Design Engineer (Machine Learning Acceleration)

136 000 - 184 000$
Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Dft Design Engineer (Machine Learning Acceleration): Designing and optimizing Design for Test (DFT) architectures for advanced SoCs used in AWS Machine Learning servers with an accent on advanced technology nodes and high design quality. Focus on developing efficient DFT solutions, RTL coding, verification, and silicon debug in a large-scale cloud infrastructure environment.

Location: Onsite in Austin, Texas, USA

Salary: $136,000 - $184,000 annually

Company

hirify.global develops custom SoCs for AWS Machine Learning servers, focusing on cutting-edge hardware acceleration technologies.

What you will do

  • Define and develop state-of-the-art DFT architectures for advanced technology nodes
  • Collaborate with block designers and physical design teams to implement efficient DFT solutions
  • Perform RTL coding and verification using Verilog/SystemVerilog
  • Create high coverage and cost-effective test patterns using industry-standard DFT tools
  • Participate in silicon debug efforts alongside ATE and system teams
  • Communicate and collaborate across multiple disciplines

Requirements

  • Bachelor's degree in Electrical or Communications Engineering or related field
  • 5+ years of practical DFT experience with complex SoC designs in advanced technology nodes
  • Experience with ATPG, JTAG, MBIST, and test quality/time trade-offs
  • Experience with automation script development
  • Work onsite in Austin, Texas, USA
  • English proficiency at least B2 level

Nice to have

  • Master's degree in Electrical or Communications Engineering or related field
  • Experience developing STA constraints for DFT modes and timing closure
  • RTL coding and design verification flows
  • Gate-level simulation setup and debug with SDF
  • Strong scripting skills in Perl, Python, or Tcl
  • Experience with silicon debug and yield optimization

Culture & Benefits

  • Comprehensive health insurance including medical, dental, vision, and life insurance
  • 401(k) matching and paid time off
  • Parental leave and mental health support
  • Flexible spending accounts and adoption/surrogacy reimbursement
  • Inclusive culture empowering employees to deliver best results

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →

Текст вакансии взят без изменений

Источник - загрузка...