Назад
Company hidden
4 дня назад

Senior Principal Engineer (Design For Test)

170 800 - 252 750$
Формат работы
onsite
Тип работы
fulltime
Грейд
senior/principal
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Senior Principal Engineer (Design For Test): Architecting, leading, and implementing Design For Test (DFT)/Test solutions on complex IP and SOC for multiple custom/compute ASIC/SoC designs, with an accent on DFT methodology definition and enhancement. Focus on creating new solutions to address industry-first issues in large multi-die designs, including validation, pattern generation, and post-silicon bring-up and debug.

Location: Morrisville, NC. Must be eligible to access export-controlled information as defined under applicable U.S. law.

Salary: $170,800–$252,750 per annum

Company

hirify.global provides semiconductor solutions that are essential building blocks of the data infrastructure, enabling new possibilities across enterprise, cloud, AI, automotive, and carrier architectures.

What you will do

  • Architect, lead, and implement DFT/Test on complex IP and SOC for custom/compute ASIC/SoC designs.
  • Define Design-for-Test architecture and implement various DFT/DFX features.
  • Perform validation, STA, pattern generation, and post-silicon bring-up and debug.
  • Mentor, guide, and drive a small team of engineers for scaling across multiple designs.
  • Define and enhance DFT methodologies and tools, enabling new approaches in the domain of DFT/Test.

Requirements

  • Minimum 15 years of work experience, with at least 12 years in custom chip design directly in DFT.
  • Proven experience leading DFT execution on several ASICs from architecture to tape-out and silicon bring-up.
  • Hands-on working experience in various stages of DFT-Execution (SCAN/MBIST/Validation/STA/IP-DFX/Post-Silicon Bring-up/Debug).
  • Thorough knowledge of DFT/Test architecture solutions for monolithic and 2.5D/3D IC designs.
  • Strong fundamentals in digital circuit design and logic design.
  • Experience with Siemens/Synopsys DFT tool sets (Tessent, Spyglass/Tmax, Genus, Modus, NCSim/DC).
  • Excellent verbal and written communication skills are required.

Nice to have

  • Scripting skills using Python, PERL, Tcl, and C-Shell.

Culture & Benefits

  • Comprehensive total compensation package including base, bonus, and equity.
  • Health and financial wellbeing benefits, including flexible time off and 401k.
  • Additional perks like a year-end shutdown, floating holidays, and paid time off to volunteer.
  • Commitment to fair and authentic hiring practices.

Hiring process

  • Candidates must not use AI tools (e.g., ChatGPT, CoPilot) during interviews to assess personal experience, thought process, and real-time communication skills.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →

Текст вакансии взят без изменений

Источник - загрузка...