Назад
Company hidden
4 дня назад

Senior Principal Engineer, Physical Design (ASIC)

168 920 - 253 000$
Формат работы
onsite
Тип работы
fulltime
Грейд
principal
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Senior Principal Engineer (Physical Design): Leading RTL-to-GDSII implementation for next-generation, high-performance processor chips with an accent on synthesis, floorplanning, and timing closure for complex SoCs. Focus on shaping long-term vision for physical design capabilities, leading cross-functional teams, and driving adoption of advanced methodologies and automation.

Location: Onsite in Santa Clara, CA or Westborough, MA, USA

Salary: $168,920 - $253,000 per annum

Company

hirify.global is a semiconductor solutions company providing essential building blocks for data infrastructure across enterprise, cloud, AI, and carrier architectures.

What you will do

  • Shape the long-term vision for physical design capabilities and infrastructure.
  • Lead RTL-to-GDSII implementation for multiple SoC programs.
  • Provide strategic leadership and technical direction to physical design teams.
  • Mentor and develop engineering talent, fostering innovation and collaboration.
  • Drive cross-functional collaboration with design teams.
  • Drive the development and adoption of next-generation physical design methodologies and automation.

Requirements

  • Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 15+ years of related professional experience.
  • 15+ years of progressive experience in back-end physical design and verification, including significant leadership roles.
  • Proven track record of leading and scaling physical design teams and delivering high-quality tapeouts.
  • Deep expertise in hierarchical physical design strategies and advanced process node challenges.
  • Strong understanding of ASIC design flow, RTL integration, synthesis, and timing closure.
  • Proficient in automation and scripting using Makefile, Tcl, Python, or Perl.
  • Must be eligible to access export-controlled information as defined under applicable U.S. law.

Nice to have

  • Strong knowledge on static timing analysis, EM/IR-Drop/crosstalk analysis, extraction, formal or physical verification tools.
  • Familiarity with AI/ML-driven optimization in physical design tools.

Culture & Benefits

  • Total compensation package with base, bonus, and equity.
  • Health and financial wellbeing benefits including flexible time off and 401k.
  • Year-end shutdown and floating holidays.
  • Paid time off to volunteer.
  • Commitment to fair and authentic hiring practices, requesting candidates not to use AI tools during interviews.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →

Текст вакансии взят без изменений

Источник - загрузка...