Назад
Company hidden
4 дня назад

Principal Engineer, Design For Test (Digital IC)

148 500 - 219 780$
Формат работы
onsite
Тип работы
fulltime
Грейд
principal
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Principal Engineer, Design For Test (Digital IC): Architecting, leading, and implementing DFT/Test on complex IP and SOC for custom ASIC/SoC designs with an accent on Design-for-Test architecture definition and implementation of various DFT/DFX features. Focus on validation, STA, pattern generation, and post-silicon bring-up and debug for advanced custom/compute designs.

Location: Onsite in Westborough, MA, USA. Applicants must be eligible to access export-controlled information as defined under US law and may be subject to an export license review process prior to employment (except for US citizens, lawful permanent residents, or protected individuals).

Salary: $148,500 - $219,780 per annum

Company

hirify.global provides semiconductor solutions that are essential building blocks of the data infrastructure for enterprise, cloud, and AI.

What you will do

  • Architect, lead, and implement DFT/Test on complex IP and SOC for multiple custom/compute ASIC/SoC designs.
  • Define Design-for-Test architecture and implement various DFT/DFX features.
  • Perform validation, STA, pattern generation, and post-silicon bring-up and debug.
  • Mentor, guide, and drive a small team of engineers.
  • Define and enhance DFT methodologies and tools.

Requirements

  • Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 10-15 years, or Master’s/PhD with 5-10 years of experience.
  • Direct DFT experience with at least 10 years in custom chip design business.
  • Hands-on working experience in SCAN/MBIST/Validation/STA/IP-DFX/Post-Silicon Bringup/Debug.
  • Thorough knowledge of various DFT/Test architecture solutions and involvement in DFT-Architecture definition of at least one SoC Design.
  • Understanding of DFT Flows and Methodologies.
  • Prior experience in leading ASIC designs.

Culture & Benefits

  • Committed to providing exceptional, comprehensive benefits covering financial well-being, family support, mental/physical health, and recognition.
  • Offerings include an employee stock purchase plan with a 2-year look back.
  • Family support programs to help balance work and home life.
  • Robust mental health resources.
  • Recognition and service awards.

Hiring process

  • Candidates are not permitted to use AI tools (transcription apps, real-time answer generators like ChatGPT/Copilot, automated note-taking bots) during interviews.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →

Текст вакансии взят без изменений

Источник - загрузка...