Вакансия из Hirify Global, списка международных tech-компаний Для мэтча и отклика нужен Plus
Пожаловаться
Зарплата и рынок
развернуть
$114к-171к/год
$160к$180кмедиана$190к
По похожим ролям (50) ~ $180к/год
На СНГ рынке: $3.1к/мес ($2.5к - $3.5к)
88
Хорошая вакансия
развернуть
Чётко описанная роль Staff Engineer в Company hidden даёт возможность работать над передовыми ASIC для AI-инфраструктуры и дата-центров; требования экспортного контроля могут ограничить круг тех, кто сможет занять эту позицию.
Ограничения по допуску
Понятные задачи
Современный стек
Инфраструктура для AI
Акции и бонусы
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Подключить Plus
Описание вакансии
Текст:
Hirify AI/Оригинал
TL;DR
Staff Engineer - DFT (ASIC): Implementing DFT architectures for next-generation optical DSP ASICs with an accent on scan, compression, OCC, wrappers, MBIST, ATPG, and coverage improvement. Focus on DFT timing closure, gate-level simulation debugging, flow automation, and silicon bring-up with ATE pattern debug.
Location: Santa Clara, California, United States
Expected base pay: $113,920–$170,600 per annum
Company
hirify.global develops semiconductor solutions and advanced ASICs for enterprise, cloud, AI infrastructure, hyperscale data centers, and optical networking.
What you will do
Implement scan, compression, OCC, wrappers, and MBIST for assigned ASIC blocks and partitions.
Run ATPG, analyze test coverage, and drive improvements through test points and fault exclusions.
Run DFT DRC and zero-delay and SDF gate-level simulations, debugging failures.
Support DFT timing constraints and closure with physical design and STA teams.
Generate test patterns and support silicon bring-up and ATE pattern debugging.
Develop scripts for flow automation and document DFT methodology.
Requirements
BS or MS degree in Electrical Engineering or Computer Engineering.
5+ years of DFT experience with a BS, or 3+ years of experience with an MS.
Hands-on experience with scan, ATPG, MBIST, and JTAG using Synopsys or Siemens tools.
Strong Verilog/SystemVerilog and scripting skills in Tcl, Python, or Perl.
Understanding of ASIC flow, static timing analysis, and gate-level simulation.
Good communication skills and ability to work in cross-functional teams.
Applicants must be eligible to access export-controlled technology and software under applicable U.S. export control laws; some applicants may require export licensing review.
Culture & Benefits
Work with a global, multi-site engineering organization across Santa Clara, Ottawa, Pavia, Irvine, Vietnam, and Argentina.
Eligible for bonus and equity plans, including a new-hire equity grant and annual equity refreshers.
Benefits support financial well-being, family support, mental and physical health, and recognition.
Benefits include an employee stock purchase plan with a two-year lookback, family support programs, mental health resources, and recognition and service awards.
AI tools, transcription apps, automated note-taking bots, and real-time answer generators are prohibited during interviews; unauthorized use results in disqualification.
Hiring process
Applicants requiring reasonable accommodation during selection should contact the hirify.global HR Helpdesk.
Interviews evaluate individual experience, thought process, and communication in real time without unauthorized AI assistance.
Будьте осторожны
Если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого. Это мошенники. Обязательно жмите «Пожаловаться» или пишите в поддержку. Подробнее в гайде →