Вакансия из Hirify Global, списка международных tech-компаний Для мэтча и отклика нужен Plus
Пожаловаться
Зарплата и рынок
По международному рынку данных пока нет
На СНГ рынке: $2.5к/мес ($1.9к - $3.1к)
86
Хорошая вакансия
развернуть
Задачи четко определены и связаны с тестированием новых CPU в крупной полупроводниковой компании, но требуется более 10 лет узкоспециализированного опыта и работа в офисе в Пенанге.
Кликните для подробной информации
Актуальные технологииЧеткие задачиМасштаб Company hiddenВысокий порог опытаРабота в Пенанге
Оценка от Hirify AI
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Подключить Plus
Описание вакансии
Текст:
Hirify AI/Оригинал
TL;DR
CPU HVM Functional-Test Verification Engineer (CPU/DFT): Validating DFT and developing functional tests for manufacturing qualification of next-generation Intel CPU IP designs with an accent on fault coverage, pre-silicon verification, and post-silicon debug. Focus on reproducing failures, identifying root causes, closing HVM test gaps, and implementing corrective measures across system and tester environments.
Location: On-site in Penang, Malaysia. Full-time role on Shift 1 (Malaysia).
Company
hirify.global develops semiconductor products, including next-generation CPU IP designs.
What you will do
Validate DFT for manufacturing functional testing.
Develop functional tests to qualify manufacturing goals for next-generation hirify.global CPU IP designs.
Use fault simulation to measure test coverage, identify gaps, and improve tests before high-volume manufacturing.
Reproduce customer and DPM failures at system or tester level, determine root causes, and create customized tests to close HVM functional-test gaps.
Replicate, debug, and resolve test and design issues in pre-silicon and post-silicon environments.
Collaborate with CPU design and architecture, SoC design, DFT, and manufacturing teams.
Requirements
Bachelor’s, master’s, or PhD degree in Electronics Engineering, Computer Engineering, or a related field.
At least 10 years of experience in semiconductor design domains, including IP/SoC design, IP/SoC design verification, or post-silicon work.
Proven expertise in JTAG TAP (Test Access Port).
Strong scripting and programming skills in Python, Perl, and C/C++.
Strong understanding of CPU architecture and microarchitecture fundamentals.
Proficiency in SystemVerilog and UVM, including debugging microarchitecture issues in a pre-silicon environment.
Strong problem-solving, analytical, communication, and collaboration skills.
Self-motivated approach with a passion for innovation and continuous learning.
Nice to have
ASIC design verification experience, particularly with x86 CPUs.
Post-silicon validation and debugging experience at system or tester level.
Experience using a fault simulator.
Solid understanding of semiconductor manufacturing process flow.
Culture & Benefits
On-site work model in Penang, Malaysia.
Full-time employment with Shift 1 working hours in Malaysia.
Collaboration across CPU design, architecture, SoC design, DFT, and manufacturing teams.
hirify.global follows responsible business and ethical hiring practices and does not charge recruitment, medical examination, or other hiring fees.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →