Вакансия из Hirify Global, списка международных tech-компаний Для мэтча и отклика нужен Plus
Пожаловаться
Зарплата и рынок
ЗП не указана
На похожих ролях по рынку
$165к$198кмедиана$214к
50 в выборке
78
Хорошая вакансия
развернуть
Задачи чётко сосредоточены на интеграции SoC и IP, а условия включают хороший пакет льгот. При этом поездки по запросу клиента и работа в инженерном сервисе могут означать разную нагрузку от проекта к проекту.
Кликните для подробной информации
Поездки к клиентуЧёткие задачиАктуальный стекИнженерный сервис
Оценка от Hirify AI
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Подключить Plus
Описание вакансии
Текст:
Hirify AI/Оригинал
TL;DR
SOC/IP Integration Engineer (eInfochips) (Semiconductor Design): Integrating subsystems and SoC/IP using Verilog and SystemVerilog with an accent on synthesis, timing constraints, physical-design considerations, and design-quality closure. Focus on integrating first- and third-party IP, generating fabrics, resolving CDC/Lint/RDC issues, optimizing performance, and reporting progress to customers.
Location: Remote in the United States; remote employees may be required to travel to or be present at a designated Arrow client or company office when requested.
Company
eInfochips, an hirify.global company, provides product engineering and semiconductor design services for connected products across multiple industries.
What you will do
Integrate subsystems and SoCs, including first-party and third-party IP.
Generate third-party IP fabrics and complete quality checks and physical-design handoff activities.
Perform subsystem integration using Verilog and SystemVerilog, including synthesis, timing constraints, floor-planning considerations, and performance optimization.
Drive design-quality closure through CDC, Lint, RDC, and register integration.
Support customer satisfaction and report progress to customers on a daily or weekly basis.
Requirements
In-depth knowledge of RTL design and digital design concepts.
Experience with subsystem or SoC integration and first-party and third-party IP integration.
Experience with Verilog/SystemVerilog, synthesis, timing constraints, floor-planning considerations, performance optimization, CDC, Lint, RDC, and register integration.
Typically 5–7 years of related experience with a four-year degree, or 3 years with an advanced degree, or equivalent work experience.
Ability to solve complex problems, work independently with minimal guidance, and use existing solutions from a new perspective.
Ability to provide informal guidance to junior staff, act as a resource for less experienced colleagues, and contribute to process improvements.
Culture & Benefits
Fully remote work arrangement with potential travel to an Arrow client office when requested.
Medical, dental, and vision insurance.
401(k) with matching contributions.
Short-term and long-term disability insurance, plus HSA/HRA options.
Paid sick leave, holidays, and vacation; tuition reimbursement and growth opportunities.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →