Вакансия из Hirify Global, списка международных tech-компаний Для мэтча и отклика нужен Plus
Пожаловаться
Зарплата и рынок
ЗП не указана
На похожих ролях по рынку
$158к$176кмедиана$187к
49 в выборке
На СНГ рынке: $2.5к/мес ($1.9к - $3.1к)
75
Хорошая вакансия
развернуть
Роль старшего инженера по верификации описана достаточно чётко и охватывает работу вплоть до tapeout, но обязательная работа на площадке клиента и поездки снижают гибкость.
Кликните для подробной информации
Оценка от Hirify AI
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Подключить Plus
Описание вакансии
Текст:
Hirify AI/Оригинал
TL;DR
Design Verification Engineer (ASIC/SoC) (SystemVerilog/UVM): Architecting verification environments, self-checking constrained-random testbenches, and SoC test firmware for complex ASIC designs through multi-million-gate product tapeout with an accent on formal verification, functional coverage, and interface validation. Focus on developing C/C++ tests for ARM and RISC-V CPUs, closing regressions and coverage, automating verification flows, and solving complex verification problems independently.
Location: Complete on-site in San Jose, California, United States; travel to Arrow client office locations may be required as requested by client leadership.
Company
eInfochips, an hirify.global company, provides product engineering and semiconductor design services for connected products and serves clients across multiple industries.
What you will do
Architect verification environments for ASIC SoCs and support verification from planning through multi-million-gate product tapeout.
Develop complex self-checking testbenches with constrained-random stimulus generation.
Architect SoC test firmware and create test plans covering ASIC features.
Develop and debug SoC platform firmware and specific tests in C/C++.
Implement and maintain an integrated end-to-end formal verification flow, including assumptions, assertions, and cover properties.
Develop and modify scripts to automate verification, and drive regression and coverage closure.
Requirements
At least 8 years of related experience with a four-year degree, or 6 years with an advanced degree, or equivalent experience.
Strong SystemVerilog and UVM expertise.
Expertise in AXI, NoC, Ethernet, PCIe, and UCIe switches.
Experience with ARM or RISC-V CPUs and C.
In-depth verification knowledge and experience, including functional specifications, verification planning, methodology development, formal verification, assertions, and coverage.
Ability to solve complex problems independently with minimal guidance and apply existing or new solutions where precedent may not exist.
Ability to act as a resource for less experienced colleagues and potentially lead project team work or formally train junior staff.
Culture & Benefits
Fully on-site work at an Arrow client office location.
Medical, dental, and vision insurance.
401(k) with matching contributions.
Short-term and long-term disability insurance, plus HSA/HRA options.
Paid sick leave, holidays, and vacation; tuition reimbursement and growth opportunities.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →