Вакансия из Hirify Global, списка международных tech-компаний Для мэтча и отклика нужен Plus
Пожаловаться
Зарплата и рынок
На похожих ролях по рынку
$58к$81кмедиана$98к
50 в выборке
На СНГ рынке: $1.3к/мес ($1.2к - $1.3к)
60
Средняя вакансия
развернуть
Роль четко определена с ясными обязанностями, но зарплата низкая по сравнению с рыночными стандартами, что может снизить ее привлекательность.
Кликните для подробной информации
Низкая зарплатаЧеткое определение ролиВозможности наставничества
Оценка от Hirify AI
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Подключить Plus
Описание вакансии
Текст:
Hirify AI/Оригинал
TL;DR
Intern - Engineering (ASIC Verification) (ASIC, UVM, Verilog/SystemVerilog): Developing and validating next-generation data center storage products, including enterprise NVMe SSD controllers and PCIe-based products, with an accent on SOC verification, embedded C test cases, and Python/TCL/Shell scripting. Focus on debugging and root-causing SOC failures, developing verification environments, and testing IP, subsystem, and SOC designs.
Location: San Jose, California, United States; onsite part-time position. No travel required.
Hourly pay: $19.00–$30.00.
Company
hirify.global develops semiconductor technology, including products and solutions that power data center storage and other computing applications.
What you will do
Develop and validate next-generation data center storage products, including enterprise-class NVMe SSD controllers and PCIe-based products.
Perform verification at the IP, subsystem, and SOC levels within the SOC verification environment.
Debug and root-cause SOC failures under the guidance of a technical lead.
Write embedded C code and run test cases.
Develop and run Python, TCL, and Shell verification scripts.
Learn storage technologies and verification methodologies with mentoring from experienced engineers.
Requirements
Actively pursuing a BS degree in Electrical Engineering; an MS degree is preferred.
Coursework in digital design, computer architecture, and C programming is required.
Proficiency in Verilog/SystemVerilog, C programming, and TCL/Python/Shell scripting.
Strong analytical, programming, debugging, and scripting skills.
Strong verbal and written communication skills.
Ability to work independently and in a team environment.
Nice to have
Experience with simulation, UVM, and simulation tools.
Culture & Benefits
Mentoring and coaching from experienced engineers.
Exposure to established engineering practices and verification methodologies.
Work environment focused on trust, empowerment, respect, diversity, communication, and employee development.
Part-time employment with an hourly pay range of $19.00–$30.00.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →