Назад
Company hidden
2 дня назад

Digital ASIC Design Engineer (ASIC)

62 500 - 156 000$
Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
Digital ASIC Design Engineer (ASIC): Designing, verifying, testing, and documenting application-specific integrated circuits with an accent on front-end digital systems design, hardware optimization, and complex chip architectures. Focus on developing HDL and circuit designs, evaluating algorithm feasibility, driving solutions to incomplete requirements, and supporting secure systems and advanced-node tape-outs.

Location: Onsite in Cambridge, Massachusetts, United States

Base salary: $62,500–$156,000 per year

Company

hirify.global is an independent nonprofit research and development company delivering engineering solutions for national challenges across defense, space exploration, and biomedical engineering.

What you will do

  • Specify, design, verify, test, and document application-specific integrated circuits.
  • Contribute to system-level designs and complex chip architectures.
  • Optimize hardware for performance, power consumption, and cost.
  • Evaluate the feasibility of complex algorithms and requirements in hardware.
  • Develop requirements and solutions when customer requirements are unclear or incomplete.
  • Document and teach design best practices while contributing to proposals and business development.

Requirements

  • Current active US Secret clearance is required; selected applicants must obtain and maintain a government security clearance.
  • Bachelor’s degree in engineering or a related field; a master’s degree is preferred.
  • 5–7 years of ASIC hardware engineering experience with a bachelor’s degree, 3–5 years with a master’s degree, or 0–2 years with a PhD.
  • Front-end digital systems design experience with Cadence or Synopsys design flows.
  • Fluency in SystemVerilog, Verilog, or VHDL, with familiarity in linting, simulation, and synthesis.
  • Strong integrated-circuit design, mathematical, analytical, communication, organizational, and problem-solving skills.

Nice to have

  • Experience with secure-system architectures, such as cryptographic encoders and decoders or tagged processor architectures.
  • Successful tape-outs at advanced nodes.
  • Experience leading and managing design teams.

Culture & Benefits

  • Collaborative multidisciplinary environment supporting cross-functional innovation.
  • Programs supporting work-life balance and workplace flexibility.
  • Employee clubs, including photography and yoga.
  • Health and finance workshops, off-site social events, and discounts for local museums and cultural activities.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →