2 дня назад
Sr. Staff Validation Engineer (ASIC/SoC)
127 630 - 191 200$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Sr. Staff Validation Engineer (ASIC/SoC): Executing silicon bring-up and validation for advanced ASIC/SoC products integrating CXL 3.x, HBM, DDR, PCIe, and high-speed SerDes with an accent on hands-on lab testing, automation, and system-level debug. Focus on characterizing link and memory behavior, isolating silicon and hardware issues, and building repeatable validation infrastructure.
Location: Santa Clara, California, United States. The role may involve access to U.S. export-controlled technology; applicants must be eligible to access it, and some applicants may require export license review.
Base pay: $127,630–$191,200 per annum.
Company
develops semiconductor solutions for enterprise, cloud, AI, and carrier data infrastructure.
What you will do
- Execute silicon bring-up and validation test plans for ASIC/SoC products using CXL 3.x, HBM, DDR, PCIe, and high-speed SerDes interfaces.
- Set up and maintain lab environments with boards, power supplies, clocks, resets, and cabling.
- Operate oscilloscopes, logic analyzers, PCIe/CXL protocol analyzers, pattern generators, BERTs, power supplies, and environmental chambers.
- Develop scripts for lab automation, data collection, and analysis using Python, TCL, shell, MATLAB, or similar tools.
- Characterize link and memory behavior, including throughput, latency, BER, margins, and power, and summarize results.
- Debug issues across silicon, firmware, boards, and test setups while documenting procedures, results, and recommendations for cross-functional teams.
Requirements
- Bachelor’s degree in Computer Science, Electrical Engineering, or a related field with 5–10 years of relevant experience, or a Master’s degree and/or PhD with 3–5 years of experience.
- At least 3 years of experience in silicon or system validation, hardware testing, or related laboratory roles.
- Working knowledge of PCIe, CXL, DDR, HBM, and SerDes concepts.
- Hands-on experience with oscilloscopes, logic analyzers, protocol analyzers, power supplies, and similar lab instruments.
- Experience with at least one laboratory scripting language, such as Python, TCL, or shell.
- Applicants must be eligible to access applicable U.S. export-controlled technology; export license review may be required.
Nice to have
- Experience validating high-speed digital interfaces and SerDes-based links.
- Exposure to first-silicon bring-up or early hardware prototyping.
- Familiarity with version control and engineering issue-tracking tools.
Culture & Benefits
- Full-time employment with bonus and equity plan eligibility.
- New-hire equity grant and annual equity refreshers.
- Employee stock purchase plan with a two-year look-back.
- Family support programs and mental and physical health resources.
- Recognition and service awards.
Hiring process
- Interviews evaluate individual experience, thought process, and communication skills.
- AI tools, transcription applications, automated answer generators, and note-taking bots are not permitted during interviews.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
4 дня назад
ASIC Design Verification Engineer (Ethernet/PCIe)
121 900 - 195 000$
8 дней назад
Lead ASIC Design Engineer (Digital Design)
143 800 - 230 000$
8 дней назад
R&D Hardware Engineer (High-Speed/ASIC)
101 000 - 162 000$
9 дней назад
Senior Formal Verification Engineer (AI SoC)
220 920 - 311 890$
8 дней назад
SoC Power Thermal Performance Val & Opt Engineer (Contract)
52 000 - 200 000$
9 дней назад
Signal Integrity Engineer (SI/PI)
143 800 - 230 000$